

# TPS63802 2-A, High-efficient, Low I<sub>Q</sub> Buck-boost Converter in DFN Package

## 1 Features

- Input voltage range: 1.3 V to 5.5 V
   Device input voltage > 1.8 V for start-up
- Output voltage range: 1.8 V to 5.2 V (adjustable)
- 2-A output current for  $V_1 \ge 2.3 \text{ V}$ ,  $V_0 = 3.3 \text{ V}$
- High efficiency over the entire load range
  - 11-µA operating quiescent current
  - Power save mode and mode selection for forced PWM-mode
- Peak current buck-boost mode architecture
  - Defined transition points between buck, buckboost, and boost operation modes
  - Forward and reverse current operation
  - Start-up into pre-biased outputs
- · Safety and robust operation features
  - Integrated soft start
  - Overtemperature- and overvoltage-protection
  - True shutdown function with load disconnect
  - Forward and backward current limit
- Small solution size of 21.5 mm<sup>2</sup>
  - Tiny SON/DFN package (similar to QFN)
  - Small 0.47-µH inductor
  - Works with a 22-µF minimum output capacitor
- Create a custom design using the TPS63802 with the WEBENCH<sup>®</sup> Power Designer



- System pre-regulator (tracking and telematics, portable POS, home automation, IP network camera)
- Point-of-load regulation (wired sensor, port/cable adapter and dongle, electronic smart lock, IoT)
- Battery back-up supply (electricity meter, data concentrator, power quality meter)
- Thermoelectric device supply (TEC, optical modules)
- · General purpose voltage stabilizer and converter


## **3 Description**

The TPS63802 is a high efficiency, high output current buck-boost converter. Depending on the input voltage, it automatically operates in boost, buck, or in a novel 4-cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions between modes happen at defined thresholds and avoid unwanted toggling within the modes to reduce output voltage ripple. The device output voltages are individually set by a resistive divider within a wide output voltage range. An 11- $\mu$ A quiescent current enables the highest efficiency for little to no-load conditions.


Device Information
--------------------

PART NUMBER	PACKAGE <sup>(1)</sup>	BODY SIZE (NOM)
TPS63802	10-Pin VSON-HR (0.5 mm pitch)	3.0 mm × 2.0 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.



Efficiency vs Output Current (V<sub>O</sub> = 3.3 V)





## **Table of Contents**

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Description (continued)3	3
6 Device Comparison Table	
7 Pin Configuration and Functions4	ł.
8 Specifications5	5
8.1 Absolute Maximum Ratings5	;
8.2 ESD Ratings5	;
8.3 Recommended Operating Conditions5	;
8.4 Thermal Information5	5
8.5 Electrical Characteristics6	5
8.6 Typical Characteristics8	3
9 Detailed Description	)
9.1 Overview	)
9.2 Functional Block Diagram9	)
9.3 Feature Description10	)

9.4 Device Functional Modes	.13
10 Application and Implementation	. 17
10.1 Application Information	
10.2 Typical Application	. 17
11 Power Supply Recommendations	.27
12 Layout	.28
12.1 Layout Guidelines	. 28
12.2 Layout Example	
13 Device and Documentation Support	
13.1 Device Support	. 29
13.2 Documentation Support	. 29
13.3 Receiving Notification of Documentation Updates.	
13.4 Support Resources	
13.5 Trademarks	
13.6 Electrostatic Discharge Caution	.30
13.7 Glossary	.30
14 Mechanical, Packaging, and Orderable	
Information	. 30

# **4 Revision History**

C	hanges from Revision C (June 2020) to Revision D (January 2021)	Page
•	Updated the numbering format for tables, figures and cross-references throughout the docum	ent1
С	hanges from Revision B (September 2019) to Revision C (June 2020)	Page
•	Added device comparison	3
•	Changed 1x 22 μF to 2x 22 μF	19
•	Changed Part Number from TPS63802RMW to TPS63802DLA	
•	Change MODE from High to Low in Application Curves	20
•	Deleted layout guideline to separate AGND and PGND	
•	Changed Use a common-power GND, but connect AGND and PGND through via at a different common ground node for power ground and a different one for control ground to minimize the ground noise. Connect these ground nodes at any place close to one of the ground pins of the	effects of
С	hanges from Revision A (January 2019) to Revision B (September 2019)	Page
•	Changed the device status from Advanced Information to Production Data	1
•	Changed package group name	1
•	Added related documentation	



# **5** Description (continued)


The TPS63802 comes in a 1.4 mm x 2.3 mm thermally enhanced HotRod<sup>M</sup> dual flat no-lead (DFN) package. With the tiny bill-off material, the solution size can be small.

## 6 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE	I <sub>(Q;VIN)</sub> (TYP.)	C <sub>(O,EFF)</sub> (MIN.)	SWITCH CURRENT LIMIT BOOST (MIN.)	PACKAGE
TPS63802	Adjustable	11 µA	7 µF	4 A	VSON
SIMILAR TI PAR	SIMILAR TI PARTS				
TPS63805	Adjustable	11 µA	7 µF	4 A	WCSP
TPS63810 TPS63811	fixed: 3.3 V/3.45 V or I <sup>2</sup> C programmable	15 µA	16 µF	5.2 A	WCSP



## 7 Pin Configuration and Functions





#### Table 7-1. Pin Functions

Р	IN	DESCRIPTION
NAME	NO.	DESCRIPTION
EN	1	Device Enable input. Set HIGH to enable and LOW to disable. It must not be left floating.
MODE	2	PFM/PWM mode selection. Set LOW for power save mode, set HIGH for forced PWM mode. It must not be left floating.
AGND	3	Analog ground
FB	4	Voltage feedback sensing pin
PG	5	Power good indicator, open-drain output
VOUT	6	Power stage output
L2	7	Connection for inductor
GND	8	Power ground
L1	9	Connection for inductor
VIN	10	Supply voltage input



## 8 Specifications

## 8.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	VIN, L1, L2, EN, MODE, VOUT, FB, PG	-0.3	6	V
Vollage	L1, L2 (AC, less than 10 ns)	-3	9	V
Operating junction temperatu	rre, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

### 8.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VI	Input voltage	Input voltage			5.5	V
Vo	Output voltage		1.8		5.2 <sup>(2)</sup>	V
CI	Effective capacitance connected to V <sub>IN</sub>		4	5		μF
L	Effective inductance	Effective inductance		0.47	0.57	μH
	TPS63802 Effective capacitance connected to V <sub>OUT</sub>	$1.8 \text{ V} \le \text{V}_{\text{O}} \le 2.3 \text{ V}$	10			μF
Co	1F303002 Ellective capacitance connected to V <sub>OUT</sub>	V <sub>O</sub> > 2.3 V	7	8.2		μF
TJ	Operating junction temperature	Operating junction temperature	-40		125	°C

(1) Minimum startup voltage of  $V_1 > 1.8 V$  until power good

(2)  $V_0$  margin for accuracy and load steps is considerd in absolut maximum ratings

#### **8.4 Thermal Information**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		TPS63802	
	THERMAL METRIC	VSON	UNIT
		10 PINS	
R <sub>OJA</sub>	Junction-to-ambient thermal resistance	81.0	°C/W
R <sub>OJC(top)</sub>	Junction-to-case (top) thermal resistance	36.4	°C/W
R <sub>OJB</sub>	Junction-to-board thermal resistance	23.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	23.5	°C/W
R <sub>OJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **8.5 Electrical Characteristics**

 $V_{\text{IN}}$ = 1.8 V to 5.5 V,  $V_{\text{OUT}}$  = 1.8 V to 5.2 V ,  $T_{\text{J}}$ = –40°C to +125°C, typical values are at  $V_{\text{IN}}$ = 3.6 V,  $V_{\text{OUT}}$  = 3.3 V and  $T_{\text{J}}$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
SUPPLY							
V <sub>IN;LOAD</sub>	Minimum input voltage for full load, once started	I <sub>OUT</sub> = 2 A, VOUT = 3.3 V, T <sub>J</sub> = 25°C	;		2.3		V
I <sub>Q;VIN</sub>	Quiescent current into VIN	TPS63802; $T_J = 25^{\circ}C$ , EN = $V_{IN} = 3$ switching		11		μA	
I <sub>SD</sub>	Shutdown current into VIN	EN = low, -40°C $\leq$ T <sub>J</sub> $\leq$ 85°C, V <sub>IN</sub> = 3	3.6 V, V <sub>OUT</sub> = 0 V		45	600	nA
	Undervoltage lockout threshold	V <sub>IN</sub> falling, VOUT ≥ 1.8 V, once start	N falling, VOUT ≥ 1.8 V, once started		1.25	1.29	V
UVLO	Undervoltage lockout threshold	V <sub>IN</sub> rising	/ <sub>IN</sub> rising			1.79	V
T <sub>SD</sub>	Thermal shutdown	Temperature rising			150		°C
T <sub>SD;HYST</sub>	Thermal shutdown hysteresis				20		°C
SOFT-STA	RT, POWER GOOD	1					
T <sub>ramp</sub>	Soft-start, Current limit ramp time	$T_J = 25^{\circ}$ C, $V_{IN} = 3.6$ V, $V_{OUT} = 3.3$ V first switching to power good	/, $I_0 = 3.5 \text{ A}$ , time from		224		μs
T <sub>delay</sub>	Delay from EN-edge until rising V <sub>OUT</sub>	$T_J = 25^{\circ}C$ , $V_{IN} = 3.6$ V, $V_{OUT} = 3.3$ V until rising first switching	/, Delay from EN-edge		321		μs
LOGIC SIG	GNALS EN, MODE	1				I	
V <sub>THR;EN</sub>	Threshold Voltage rising for EN-Pin			1.07	1.1	1.13	V
V <sub>THF;EN</sub>	Threshold Voltage falling for EN- Pin			0.97	1	1.03	V
V <sub>IH</sub>	High-level input voltage			1.2			V
VIL	Low-level input voltage					0.4	V
V <sub>PG;rising</sub>		VOUT rising, referenced to VOUT n	ominal		95		%
V <sub>PG;falling</sub>	Power Good threshold voltage	VOUT falling, referenced to VOUT n	ominal		90		%
V <sub>PG;Low</sub>	Power Good low-level output voltage	I <sub>SINK</sub> = 1 mA				0.4	V
t <sub>PG;delay</sub>	Power Good delay time	V <sub>FB</sub> falling			14		μs
likg	Input leakage current				0.01	0.2	μA
OUTPUT		1					
SD	Shutdown current into VOUT	EN = low, $-40^{\circ}C \le T_J \le 85^{\circ}C$ , $V_{IN} = 3$	3.6 V, V <sub>OUT</sub> = 3.3 V		±0.5	±600	nA
V <sub>FB</sub>	Feedback Regulation Voltage				500		mV
V <sub>FB</sub>	Feedback Voltage accuracy	PWM mode		-1		1	%
		V <sub>OUT</sub> rising		5.5	5.7	5.9	V
	Overvoltage Protection Threshold	V <sub>IN</sub> rising		5.5	5.7	5.9	V
I <sub>PWM/PFM</sub>	Peak Inductor Current to enter PFM-Mode	V <sub>IN</sub> = 3.6 V; V <sub>OUT</sub> = 3.3 V			1.06		А
FB	Feedback Input Bias Current	V <sub>FB</sub> = 500 mV			5	100	nA
	Peak Current Limit, Boost Mode			4	5	5.75	А
І <sub>РК</sub>	Peak Current Limit, Buck-Boost Mode	TPS63802; V <sub>IN</sub> ≥ 2.5 V			5		А
	Peak Current Limit, Buck Mode	1			3.8		Α
PK;Reverse	Peak Current Limit for Reverse Operation	V <sub>1</sub> = 5 V, V <sub>0</sub> = 3.3 V			-0.9		А
Buck	High-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L2)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		47		mΩ
R <sub>DS;ON</sub>	Low-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L2)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		30		mΩ
Boost	High-side FET on-resistance	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>(L1)</sub> = 0.19 A	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		43		mΩ
R <sub>DS;ON</sub>	Low-side FET on-resistance	$V_{IN} = 3 V, V_{OUT} = 3.3 V; I_{(L1)} = 0.19$	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		18		mΩ




 $V_{IN}$ = 1.8 V to 5.5 V,  $V_{OUT}$  = 1.8 V to 5.2 V ,  $T_J$ = -40°C to +125°C, typical values are at  $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 3.3 V and  $T_J$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Inductor Switching Frequency, Boost Mode	$V_{IN}$ = 2.3V, $V_{OUT}$ = 3.3V, no Load, MODE = HIGH, T <sub>J</sub> = 25°C		2.1		MHz
f <sub>SW</sub>	Inductor Switching Frequency, Buck-Boost Mode $V_{IN} = 3.3V, V_{OUT} = 3.3V$ , no Load, MODE = HIGH, T <sub>J</sub> = 25°C			1.4		MHz
	Inductor Switching Frequency, Buck Mode	$V_{IN}$ = 4.3, $V_{OUT}$ = 3.3V, no Load, MODE = HIGH, T <sub>J</sub> = 25°C		1.6		MHz
	Line regulation	V <sub>IN</sub> = 2.4 V to 5.5 V, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 2 A		0.3		%
	Load regulation	$V_{\text{IN}}\text{=}$ 3.6 V, $V_{\text{OUT}}$ = 3.3V, $I_{\text{OUT}}$ = 0 A to 2 A, forced-PWM mode		0.1		%



## **8.6 Typical Characteristics**






## 9 Detailed Description

## 9.1 Overview

The TPS63802 buck-boost converter uses four internal switches to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output load range. To regulate the output voltage at all possible input voltage conditions, the device automatically transitions between buck, buck-boost, and boost operation as required by the operating conditions. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. When the input voltage is close to the output voltage, it operates in a 3-cycle buck-boost operation. In this mode, all four switches are active (see Section 9.4.1.3). The RMS current through the switches and the inductor is kept at a minimum to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition between all modes.

## 9.2 Functional Block Diagram





### 9.3 Feature Description

#### 9.3.1 Control Loop Description

The TPS63802 uses a peak current mode control architecture. It has an inner current loop where it measures the peak current of the boost high-side MOSFET and compares it to a reference current. This current is the output of the outer voltage loop. It measures the output voltage via the FB-pin and compares it with the internal voltage reference. That means, the outer voltage loop measures the voltage error ( $V_{REF}$ - $V_{FB}$ ), and transforms it into the system current demand ( $I_{REF}$ ) for the inner current loop.

Figure 9-1 shows the simplified schematic of the control loop. The error amplifier and the type-2 compensation represent the voltage loop. The voltage output is converted into the reference current IREF and fed into the current comparator.

The scheme shows the skip-comparator handling the power-save mode (PFM) to achieve high efficiency at light loads. See *Section 9.4.2* for further details.




Figure 9-1. Control Loop Architecture Scheme

#### 9.3.2 Precise Device Enable: Threshold- or Delayed Enable

The enable-pin is a digital input to enable or disable the device by applying a high or low level. The device enters shutdown when EN is set low. In addition, this input features a precise threshold and can be used as a comparator that enables and disables the part at a defined threshold. This allows you to drive the state by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage. For proper operation, the EN pin must be terminated and must not be left floating.




Figure 9-2. Circuit Example for How to Use the Precise Device Enable Feature



#### 9.3.3 Mode Selection (PFM/PWM)

The mode-pin is a digital input to enable the automatic PWM/PFM mode that features the highest efficiency by allowing pulse-frequency-modulation for lower output currents. This mode is enabled by applying a low level. The device can be forced in PWM operation regardless of the output current to achieve minimum output ripple by applying a high level. This pin must not be left floating.

#### 9.3.4 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. It activates the device once the input voltage ( $V_I$ ) has increased the UVLO<sub>rising</sub> value. Once active, the device allows operation down to even smaller input voltages, which is determined by the UVLO<sub>falling</sub>. This behavior requires  $V_O$  to be higher than the minimum value of 1.8 V.




Figure 9-3. Rising and Falling Undervoltage Lockout Behavior

#### 9.3.5 Soft Start

To minimize inrush current and output voltage overshoot during start-up, the device features a controlled soft start-up. After the device is enabled, the device starts all internal reference and control circuits within the enable delay time,  $T_{delay}$ . After that, the maximum switch current limit rises monotonically from 0 mA to the current limit. The loop stops switching once  $V_0$  is reached. This allows a quick output voltage ramp for small capacitors at the output. The bigger the output capacitor, the longer it takes to settle  $V_0$ . A potential load during start-up will lengthen the duration of the output voltage ramp as well. The gradual ramp of the current limit allows a small inrush current for no-load conditions, as well as the possibility to start into high loads at start-up.

The converter can start-up into pre-biased loads by a forced operation in PFM during the soft-start until the first switching cycle request from the output voltage control loop.






Figure 9-4. Device Start-up Scheme

### 9.3.6 Adjustable Output Voltage

The device's output voltage is adjusted by applying an external resistive divider between  $V_0$ , the FB-pin, and GND. This allows you to program the output voltage in the recommended range. The divider must provide a low-side resistor of less than 100 k $\Omega$ . The high-side resistor is chosen accordingly.

#### 9.3.7 Overtemperature Protection - Thermal Shutdown

The device has a built-in temperature sensor which monitors the junction temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at junction temperatures at the overtemperature threshold.

#### 9.3.8 Input Overvoltage - Reverse-Boost Protection (IVP)

The TPS63802 can operate in reverse mode where the device transfers energy from the output back to the input. If the source is not able to sink the revers current, the negative current builds up a charge to the input capacitance and  $V_{IN}$  rises. To protect the device and other components from that scenario, the device features an input voltage protection (IVP) for reverse boost operation. Once the input voltage is above the threshold, the converter forces PFM mode and the negative current operation is interrupted.

The PG signal goes low to indicate that behavior.

#### 9.3.9 Output Overvoltage Protection (OVP)

In case of a broken feedback-path connection, the device can loose  $V_0$  information and is not able to regulate. To avoid an uncontrolled boosting of  $V_0$ , the TPS63802 features output overvoltage protection. It measures the voltage on the VOUT pin and stops switching when  $V_0$  is greater than the threshold to avoid harm to the converter and other components.

#### 9.3.10 Power-Good Indicator

The power good goes high-impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. This feature also indicates overvoltage and device shutdown cases as shown in Table 9-1. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used to sequence multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

	LOGIC SIGNALS											
EN	v <sub>o</sub>	VI	OVP	IVP	PG LOGIC STATUS							
X	< 1.8 V	< UVLO_R	Х	X	Undefined							
LOW	X	> UVLO_F	Х	X	LOW							
HIGH	V <sub>O</sub> < 0.9 × target-V <sub>O</sub>	> 1.3V	Х	X	LOW							
HIGH	X	> UVLO_F	HIGH	X	LOW							
HIGH	Х	> UVLO_F	Х	HIGH	LOW							
HIGH	$V_{O}$ > 0.95 × target- $V_{O}$	> UVLO_F	LOW	LOW	HIGH Z							

#### Table 9-1. Power-Good Indicator Truth Table

## 9.4 Device Functional Modes

#### 9.4.1 Peak-Current Mode Architecture

The TPS63802 is based on a peak-current mode architecture. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see Figure 9-1), based on the current demand from the voltage loop. This target is compared to the actual inductor current during the ON-time. The ON-time is ended once the inductor current is equal to the current target and OFF-time is initiated. The OFF-time is calculated by the control and a function of V<sub>1</sub> and V<sub>0</sub>.




Figure 9-5. Peak-Current Architecture Operation

#### 9.4.1.1 Reverse Current Operation, Negative Current

When the TPS63802 is forced to PWM operation (MODE = HIGH), the device current can flow in reverse direction. This happens by the negative current capability of the TPS63802. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see Figure 9-1), even if the target has a negative value. The maximum average current is even more negative than the peak current.




Figure 9-6. Peak-Current Operation, Reverse Current

#### 9.4.1.2 Boost Operation

When  $V_I$  is smaller than  $V_O$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in boost mode where the boost high-side and low-side switches are active. The buck high-side switch is always turned on and the buck low-side switch is always turned off. This lets the TPS63802 operate as a classical boost converter.




Figure 9-7. Peak-Current Boost Operation

#### 9.4.1.3 Buck-Boost Operation

When  $V_I$  is close to  $V_O$ , the TPS63802 operates in buck-boost mode where all switches are active and the device repeats 3-cycles:

- T<sub>ON</sub>: Boost-charge phase where boost low-side and buck high-side are closed and the inductor current is built up
- T<sub>OFF</sub>: Buck discharge phase where boost high-side and buck low-side are closed and the inductor is discharged
- T<sub>COM</sub>: V<sub>I</sub> connected to V<sub>O</sub> where all high-side switches are closed and the input is connected to the output






Figure 9-8. Peak-Current Buck-Boost Operation

#### 9.4.1.4 Buck Operation

When  $V_I$  is greater than  $V_O$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in buck mode where the buck high-side and low-side switches are active. The boost high-side switch is always turned on and the boost low-side switch is always turned off. This lets the TPS63802 operate as a classical buck converter.




Figure 9-9. Peak-Current Buck Operation

#### 9.4.2 Power Save Mode Operation

Besides continuos conduction mode (PWM), the TPS63802 features power safe mode (PFM) operation to achieve high efficiency at light load currents. This is implemented by pausing the switching operation, depending on the load current.

The skip comparator manages the switching or pause operation. It compares the current demand signal from the voltage loop,  $I_{REF}$ , with the skip threshold,  $I_{SKIP}$ , as shown in Figure 9-1. If the current demand is lower than the skip value, the comparator pauses switching operation. If the current demand goes higher (due to falling  $V_0$ ), the comparator activates the current loop and allows switching according to the loop behavior. Whenever the current loop has risen  $V_0$  by bringing charge to the output, the voltage loop output,  $I_{REF}$  (respectively  $V_{EA}$ ), decreases. When  $I_{REF}$  falls below  $I_{SKIP}$ -hysteresis, it automatically pauses again.






Figure 9-10. Power Safe Mode Operation Curves

#### 9.4.2.1 Current Limit Operation

To limit current and protect the device and application, the maximum peak inductor current is limited internally on the IC. It is measured at the buck high-side switch which turns into an input current detection. To provide a certain load current across all operation modes, the boost and buck-boost peak current limit is higher than in buck mode. It limits the input current and allows no further increase of the delivered current. When using the device in this mode, it behaves similar to a current source.

The current limit depends on the operation mode (buck, buck-boost, or boost mode).



## **10 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **10.1 Application Information**

The TPS63802 is a high efficiency, low quiescent current, non-inverting buck-boost converter, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage.

#### **10.2 Typical Application**




Figure 10-1. 3.3 V<sub>OUT</sub> Typical Application

#### **10.2.1 Design Requirements**

The design guideline provides a component selection to operate the device within Table 10-1.

Table 10-1 shows the list of components for the application characteristic curves.

Table 10-1	. Matrix of Output	Capacitor and	Inductor	Combinations
------------	--------------------	---------------	----------	--------------

NOMINAL		NOMINAL OUTPUT CAPAC	ITOR VALUE [µF]	(2)	
INDUCTOR VALUE [µH] <sup>(1)</sup>	10	22	47	66	100
0.47	-	+ (3)	+	+	+

(1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.

(2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.

(3) TPS63802 typical application. Other check marks indicate possible filter combinations.

#### **10.2.2 Detailed Design Procedure**

The first step is the selection of the output filter components. To simplify this process, *Section 8.1* outlines minimum and maximum values for inductance and capacitance. Take tolerance and derating into account when selecting nominal inductance and capacitance.

#### 10.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63802 device with the WEBENCH® Power Designer.



- 1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues •

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 10.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- Inductor ripple current
- Output voltage ripple
- Transition point into power save mode
- Efficiency

See Table 10-2 for typical inductors.

For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced, mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady-state operation is calculated using Equation 2. Only the equation which defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(2)

where

- D = Duty Cycle in Boost mode
- f = Converter switching frequency
- L = Inductor value
- $\eta$  = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

#### Note

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 2. Table 10-2 lists the possible inductors.

(2)



INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER <sup>(1)</sup>	SIZE (LxWxH mm)						
0.47	5.4	7.6	XFL4015-471ME	Coilcraft	4 x 4 x 2						
0.47	5.5	26	DFE201612E	Toko	2.0 x 1.6 x 1.2						

Table 10-2. List of Recommended Inductors

(1) See *Third-party Products Disclaimer*.

#### 10.2.2.3 Output Capacitor Selection

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 22  $\mu$ F for all programmed output voltages  $\leq$  3.6 V. Above that voltage, 2x 22  $\mu$ F capacitors are recommended.

It is important that the effective capacitance is given according to the recommended value in *Section 8.3*. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a trade-off between size and transient behavior since higher capacitance reduces transient response overshoot and undershoot and increases transient response time. Table 10-3 lists possible output capacitors.

There is no upper limit for the output capacitance value.

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)
22	6.3	10	GRM187R61A226ME15	Murata	0603 (1608)
22	10	40	GRM188R61A226ME15	Murata	0603 (1608)
22	10	10	GRM187R60J226ME15	Murata	0603 (1608)
47	6.3	43	GRM188R60J476ME15	Murata	0603 (1608)
47	6.3	43	GRM219R60J476ME44	Murata	0805 (2012)

Table 10-3. List of Recommended Capacitors <sup>(1)</sup>

(1) See Third-party Products Disclaimer.

#### 10.2.2.4 Input Capacitor Selection

A 10  $\mu$ F input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63802 converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu$ F is a typical choice.

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
10	6.3	10	GRM188R60J106ME84	Murata	0603 (1608)
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)

Table 10-4. List of Recommended Capacitors (1)

#### 10.2.2.5 Setting The Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal. The low-side resistor R2 (between FB and GND) must not exceed 100 k $\Omega$ . The high-side resistor (between FB and VOUT) R1 is calculated by Equation 3.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right)$$

Copyright © 2021 Texas Instruments Incorporated



### where

• V<sub>FB</sub> = 500 mV

#### Table 10-5. Resistor Selection for Typ. Voltages

R1 [kΩ]	R2 [kΩ]
365	91
511	91
562	91
806	91
	<b>R1 [kΩ]</b> 365 511 562

#### **10.2.3 Application Curves**

## Table 10-6. Components for Application Characteristic Curves <sup>(1)</sup>

REFERENCE	DESCRIPTION	PART NUMBER	MANUFACTURER	COMMENT
	TPS63802 2 A Buck-Boost Converter (2 mm x 3 mm QFN)	TPS63802DLA	Texas Instruments	
L1	0.47 μH, 4 mm x 4 mm x 1.5 mm, 5.4 A, 7.6 mΩ	XFL4015-471ME	Coilcraft	
C1	10 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J106ME84	Murata	
C2	1x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	V <sub>O</sub> ≤ 3.6 V
C2	2x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	V <sub>O</sub> > 3.6 V
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.3 V
R1	562 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.6 V
R1	806 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>0</sub> = 5 V
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	
R3	100 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	


(1) See Third-party Products Disclaimer.



Table 10-7. Typical Characteristics Curves								
PARAMETER	CONDITIONS	FIGURE						
Output Current Capability	· · · ·							
Typical Output Current Capability versus Input Voltage	V <sub>O</sub> = 3.3 V	Figure 10-2						
Switching Frequency								
Typical Inductor Switching Frequency versus Input Voltage	I <sub>O</sub> = 0 A, MODE = High	Figure 10-3						
Typical Inductor Burst Frequency versus Output Current	V <sub>O</sub> = 3.3 V	Figure 10-4						
Efficiency								
Efficiency versus Output Current (PFM/PWM)	$V_1 = 2.5 V$ to 4.2 V, $V_0 = 3.3 V$ , MODE = Low	Figure 10-5						
Efficiency versus Output Current (PWM only)	$V_1 = 2.5 V$ to 4.2 V, $V_0 = 3.3 V$ , MODE = High	Figure 10-6						
Efficiency versus Output Current (PFM/PWM)	V <sub>1</sub> = 1.8 V to 5 V, V <sub>O</sub> = 3.3 V, MODE = Low	Figure 10-7						
Efficiency versus Output Current (PWM only)	V <sub>1</sub> = 1.8 V to 5 V, V <sub>O</sub> = 3.3 V, MODE = High	Figure 10-8						
Efficiency versus. Input Voltage (PFM/PWM)	V <sub>O</sub> = 3.3 V, MODE = Low	Figure 10-9						
Efficiency versus Input Voltage (PWM only)	I <sub>O</sub> = 1 A, MODE = High	Figure 10-10						
Regulation Accuracy								
Load Regulation, PWM Operation	V <sub>O</sub> = 3.3 V, MODE = High	Figure 10-11						
Load Regulation, PFM/PWM Operation	V <sub>O</sub> = 3.3 V, MODE = Low	Figure 10-12						
Line Regulation, PWM Operation	I <sub>O</sub> = 1 A, MODE = High	Figure 10-13						
Line Regulation, PFM/PWM Operation	I <sub>O</sub> = 1 A, MODE = Low	Figure 10-14						
Switching Waveforms	I I							
Switching Waveforms, PFM Boost Operation	V <sub>1</sub> = 2.3 V, V <sub>O</sub> = 3.3 V, MODE = Low	Figure 10-15						
Switching Waveforms, PFM Buck-Boost Operation	V <sub>1</sub> = 3.3 V, V <sub>0</sub> = 3.3 V, MODE = Low	Figure 10-16						
Switching Waveforms, PFM Buck Operation	V <sub>1</sub> = 4.3 V, V <sub>0</sub> = 3.3 V, MODE = Low	Figure 10-17						
Switching Waveforms, PWM Boost Operation	V <sub>1</sub> = 2.3 V, V <sub>O</sub> = 3.3 V, MODE = High	Figure 10-18						
Switching Waveforms, PWM Buck-Boost Operation	V <sub>I</sub> = 3.3 V, V <sub>O</sub> = 3.3 V, MODE = High	Figure 10-19						
Switching Waveforms, PWM Buck Operation	V <sub>I</sub> = 4.3 V, V <sub>O</sub> = 3.3 V, MODE = High	Figure 10-20						
Transient Performance								
Load Transient, PFM/PWM Boost Operation	$V_{I}$ = 2.5 V, $V_{O}$ = 3.3 V, Load = 100 mA to 1A, MODE = Low	Figure 10-21						
Load Transient, PFM/PWM Buck-Boost Operation	$V_{\rm I}$ = 3.3 V, $V_{\rm O}$ = 3.3 V, Load = 100 mA to 1A, MODE = Low	Figure 10-22						
Load Transient, PFM/PWM Buck Operation	V <sub>1</sub> = 4.2 V, V <sub>0</sub> = 3.3V, Load = 100 mA to 1A, MODE = Low	Figure 10-23						
Load Transient, PWM Boost Operation	$V_1$ = 2.5 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 10-24						
Load Transient, PWM Buck-Boost Operation	$V_{\rm I}$ = 3.3 V, $V_{\rm O}$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 10-25						
Load Transient, PWM Buck Operation	$V_1$ = 4.2 V, $V_0$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 10-26						
Line Transient, PWM Operation	$V_{\rm I}$ = 2.3 V to 4.3 V, $V_{\rm O}$ = 3.3 V, Load = 0.5 A , MODE = Low	Figure 10-27						
Line Transient, PWM Operation	$V_{\rm I}$ = 2.3 V to 4.3 V, $V_{\rm O}$ = 3.3 V, Load = 1 A , MODE = Low	Figure 10-28						
Line Transient, PWM Operation	$V_{\rm I}$ = 3 V to 3.6 V, $V_{\rm O}$ = 3.3 V, Load = 0.5 A , MODE = Low	Figure 10-29						
Start-up								
Start-up Behavior from Rising Enable, PFM Operation	V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, Load = 10 mA, MODE = Low	Figure 10-30						
Start-up Behavior from Rising Enable, PWM Operation	V <sub>I</sub> = 2.2 V, V <sub>O</sub> = 3.3 V, Load = 10 mA, MODE = High	Figure 10-31						


TPS63802 SLVSEU9D – NOVEMBER 2018 – REVISED JANUARY 2021











TPS63802 SLVSEU9D – NOVEMBER 2018 – REVISED JANUARY 2021



























TPS63802 SLVSEU9D – NOVEMBER 2018 – REVISED JANUARY 2021












TPS63802 SLVSEU9D – NOVEMBER 2018 – REVISED JANUARY 2021





## **11 Power Supply Recommendations**

The TPS63802 device family has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS63802.



# 12 Layout

## 12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS63802 device.

- 1. Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide and direct traces to the input and output capacitor results in low trace resistance and low parasitic inductance.
- 2. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.
- 3. Use separate traces for the supply voltage of the power stage and the supply voltage of the analog stage.
- 4. The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

## 12.2 Layout Example




Figure 12-1. TPS63802 Layout



## **13 Device and Documentation Support**

#### **13.1 Device Support**

#### 13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### **13.1.2 Development Support**

#### QFN/SON Package FAQs

#### 13.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63802 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### **13.2 Documentation Support**

#### 13.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Selecting a DC/DC Converter for Maximum Battery Life in Pulsed-Load Applications Application Report
- Texas Instruments, Selecting the Right DC/DC Converter for Maximum Battery Life Application Report
- Texas Instruments, Supercapacitor Backup Power Supply with TPS63802 Application Report
- Texas Instruments, Extend Battery Lifetime in Wireless Network Cameras and Video Doorbells Application
   Note
- Texas Instruments, Prevent Battery Overdischarge with Precise Threshold Enable Pin Application Note
- Texas Instruments, Using Non-Inverting Buck-Boost Converter for Voltage Stabilization Application Report
- Texas Instruments, Precise Delayed Start-up with Precise Threshold Enable-pin Application Note
- Texas Instruments, Buck-Boost Converters Solving Power Challenges in Optical Modules Application Note
- Texas Instruments, Improving Load Transient Response for Controlled Loads Application Report
- Texas Instruments, TPS63802EVM User's Guide
- Texas Instruments, HotRod QFN Package PCB Attachment Application Report

#### **13.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



#### 13.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. All trademarks are the property of their respective owners.

#### **13.6 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 13.7 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS63802DLAR	ACTIVE	VSON-HR	DLA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	63802	Samples
TPS63802DLAT	ACTIVE	VSON-HR	DLA	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	63802	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION



\*All dimensions are nominal



## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63802DLAR	VSON- HR	DLA	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS63802DLAT	VSON- HR	DLA	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

1-Dec-2020



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63802DLAR	VSON-HR	DLA	10	3000	182.0	182.0	20.0
TPS63802DLAT	VSON-HR	DLA	10	250	182.0	182.0	20.0

# DLA0010A

# PACKAGE OUTLINE

# VSON-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# **DLA0010A**

# **EXAMPLE BOARD LAYOUT**

# VSON-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DLA0010A**

# **EXAMPLE STENCIL DESIGN**

# VSON-HR - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

