



Vishay Siliconix

EF Series Power MOSFET with Fast Body Diode





N-Channel MOSFET

PRODUCT SUMMA	RY	
V _{DS} (V) at T _J max.	650)
R _{DS(on)} max. (Ω) at 25 °C	V _{GS} = 10 V	0.123
Q _g max. (nC)	120)
Q _{gs} (nC)	17	
Q _{gd} (nC)	33	
Configuration	Sing	le

FEATURES

- Fast body diode MOSFET using E series technology
- Reduced $t_{rr},\,Q_{rr},\,and\,I_{RRM}$
- Low figure-of-merit (FOM): Ron x Qg
- Low input capacitance (C_{iss})
- Low switching losses due to reduced Q_{rr}
- Ultra low gate charge (Q_g)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Telecommunications
 - Server and telecom power supplies
- Lighting
 - High intensity discharge (HID)
 - Light emitting diodes (LEDs)
- Consumer and computing
 - ATX power supplies
- Industrial
 - Welding
 - Battery chargers
- Renewable energy
 - Solar (PV inverters)
- Switch mode power suppliers (SMPS)
- Applications using the following topologies
- LLC
 - Phase shifted bridge (ZVS)
 - 3-level inverter
- AC/DC bridge

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free and Halogen-free	SiHF28N60EF-GE3

ABSOLUTE MAXIMUM RATINGS (T _C :	= 25 °C, unless	s otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			V _{DS}	600	V
Gate-Source Voltage			V _{GS}	± 30	v
	V _{GS} at 10 V	C _C = 25 °C C = 100 °C	1	28	
Continuous Drain Current (T _J = 150 °C) ^e	VGS AL TO V	_C = 100 °C	۱ _D	18	А
Pulsed Drain Current ^a			I _{DM}	75	
Linear Derating Factor				0.31	W/°C
Single Pulse Avalanche Energy ^b			E _{AS}	691	mJ
Maximum Power Dissipation			PD	39	W
Operating Junction and Storage Temperature Range	е		T _J , T _{stg}	-55 to +150	°C
Drain-Source Voltage Slope	T _J = 125 °C		-D (/ -D	70	1//22
Reverse Diode dV/dt ^d			dV/dt	50	V/ns
Soldering Recommendations (Peak temperature) ^c	For 10	s		300	°C
Mounting Torque	M3 scre	W		0.6	Nm

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 28.2 mH, R_q = 25 Ω , I_{AS} = 7 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, dl/dt = 900 A/µs, starting T_J = 25 °C

e. Limited by maximum junction temperature

S17-0294-Rev. C, 27-Feb-17

(Pb) RoHS

COMPLIANT HALOGEN

FREE



Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.2	0/11

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						•	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 250 μA	600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.76	-	V/°C
Gate-Source Threshold Voltage (N)	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Cata Sauraa Laakaga	1		$V_{GS} = \pm 20 V$	-	-	± 100	nA
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 30 V	-	-	± 1	μA
Zero Gate Voltage Drain Current	I	V _{DS} =	= 480 V, V _{GS} = 0 V	-	-	1	μA
Zero Gate voltage Drain Current	IDSS	V _{DS} = 480 \	/, V _{GS} = 0 V, T _J = 125 °C	-	-	2	mA
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 14 A	-	0.107	0.123	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 30 V, I _D = 14 A	-	9.7	-	S
Dynamic							
Input Capacitance	Ciss		$V_{GS} = 0 V,$		2714	-	
Output Capacitance	C _{oss}		V _{DS} = 100 V,	-	123	-	1
Reverse Transfer Capacitance	C _{rss}		f = 1 MHz		6	-	pF
Effective output capacitance, energy related ^a	C _{o(er)}	$V_{\rm GS}$ = 0 V, $V_{\rm DS}$ = 0 V to 480 V		-	98	-	
Effective output capacitance, time related ^b	C _{o(tr)}			-	356	-	
Total Gate Charge	Qg			-	80	120	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 14 \text{ A}, V_{DS} = 480 \text{ V}$	-	17	-	nC
Gate-Drain Charge	Q _{gd}			-	33	-	
Turn-On Delay Time	t _{d(on)}			-	24	48	
Rise Time	t _r	V _{DD} = 480 V, I _D = 14 A		-	40	80	ns
Turn-Off Delay Time	t _{d(off)}	$R_g = 9$	$R_{g} = 9.1 \Omega, V_{GS} = 10 V$		82	123	
Fall Time	t _f			-	39	78	1
Gate Input Resistance	R _g	f = 1 MHz, open drain		0.2	0.5	1.0	Ω
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	bol	-	-	28	
Pulsed Diode Forward Current	I _{SM}	integral reverse p - n junction diode		-	-	70	- A
Diode Forward Voltage	V _{SD}	T _J = 25 °0	C, I _S = 11 A, V _{GS} = 0 V	-	0.9	1.2	V
Reverse Recovery Time	t _{rr}			-	142	284	ns
Reverse Recovery Charge	Q _{rr}		$T_J = 25 \text{ °C}, I_F = I_S = 14 \text{ A},$		0.97	1.94	μC
Reverse Recovery Current	I _{RRM}	dl/dt = 100 A/μs, V _R = 400 V		-	13.2	-	Α

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}

b. $C_{oss(tr)}$ is a fixed capacitance that gives the charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics






Fig. 2 - Typical Output Characteristics








Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - $C_{\rm oss}$ and $E_{\rm oss}$ vs. $V_{\rm DS}$

S17-0294-Rev. C, 27-Feb-17

3

Document Number: 91604

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Typical Source-Drain Diode Forward Voltage






Fig. 10 - Maximum Drain Current vs. Case Temperature





Fig. 11 - Typical Drain-to-Source Voltage vs. Temperature

S17-0294-Rev. C, 27-Feb-17

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>






Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit

S17-0294-Rev. C, 27-Feb-17

Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

,∠/-FeD-1/

5 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 91604


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000




Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit





Note

a. $V_{GS} = 5 V$ for logic level devices

Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91604.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix

TO-220 FULLPAK (High Voltage)

OPTION 1: FACILITY CODE = 9



		MILLIMETERS	
DIM.	MIN.	NOM.	MAX.
A	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28

Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
 6. Facility code will be the 1st character located at the 2nd row of the unit marking

1



Vishay Siliconix

OPTION 2: FACILITY CODE = Y



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
е	2.54	BSC	0.100) BSC
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØP	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
V	0.400	0.500	0.016	0.020

DWG: 5972

Notes

1. To be used only for process drawing

2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads

3. All critical dimensions should C meet $C_{pk} > 1.33$

4. All dimensions include burrs and plating thickness

5. No chipping or package damage
6. Facility code will be the 1st character located at the 2nd row of the unit marking

2

Document Number: 91359

For technical questions, contact: hvmos.techsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.