



Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V)	60	600				
R _{DS(on)} (Ω)	V _{GS} = 10 V	2.2				
Q _g (Max.) (nC)	2	23				
Q _{gs} (nC)	5.	.4				
Q _{gd} (nC)	1	11				
Configuration	Sin	Single				



N-Channel MOSFET

FEATURES





 Improved Gate, Avalanche and Dynamic dV/dt RoHS Ruggedness

- Fully Characterized Capacitance and Avalanche Voltage and Current
- Effective Coss Specified
- Compliant to RoHS Directive 2002/95/EC

APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptable Power Supply
- High Speed Power Switching

TYPICAL SMPS TOPOLOGY

• Single Transistor Flyback

ORDERING INFORMATION			
Package	TO-220AB		
Lead (Pb)-free	IRFBC30APbF		
Lead (FD)-lifee	SiHFBC30A-E3		
SnPb	IRFBC30A		
SHFD	SiHFBC30A		

ABSOLUTE MAXIMUM RATINGS (TC	CVMPOL	LIBAIT	LINIT		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V_{DS}	600	V		
Gate-Source Voltage		V_{GS}	± 30	V	
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 ^{\circ}C$	I _D	3.6		
Continuous Drain Current	V_{GS} at 10 V $T_C = 100 ^{\circ}C$		2.3	Α	
Pulsed Drain Current ^a	I _{DM}	14			
Linear Derating Factor		0.69	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	290	mJ		
Repetitive Avalanche Current ^a	I _{AR}	3.6	Α		
Repetitive Avalanche Energy ^a	E _{AR}	7.4	mJ		
Maximum Power Dissipation T _C = 25 °C		P_{D}	74	W	
Peak Diode Recovery dV/dtc	dV/dt	7.0	V/ns		
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to + 150	°C		
Soldering Recommendations (Peak Temperature)	-	300 ^d			
Manustina Tanana	C 00 M0		10	lbf ⋅ in	
Mounting Torque	6-32 or M3 screw		1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting T_J = 25 °C, L = 41 mH, R_q = 25 Ω , I_{AS} = 3.6 A (see fig. 12).
- c. $I_{SD} \le 3.6$ A, $dI/dt \le 170$ A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFBC30A, SiHFBC30A



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	-	62		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static						•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		600	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	Reference to 25 °C, I _D = 1 mA		0.67	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = 250 μA	2.0	-	4.5	V
Gate-Source Leakage	I _{GSS}	\	V _{GS} = ± 30 V		-	± 100	nA
Zero Gate Voltage Drain Current	lnoo	V _{DS} =	600 V, V _{GS} = 0 V	-	-	25	μΑ
Zero date voltage Drain Guirent	I _{DSS}	V _{DS} = 480 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 2.2 A^b$	-	-	2.2	Ω
Forward Transconductance	9 _{fs}	$V_{DS} =$	$50 \text{ V}, I_D = 2.2 \text{ A}^b$	2.1	-	-	S
Dynamic							
Input Capacitance	C_{iss}		$V_{GS} = 0 V$,	-	510	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V},$ $V_{DS} = 25 \text{ V},$ f = 1.0 MHz, see fig. 5		70	-	
Reverse Transfer Capacitance	C_{rss}	f = 1.			3.5	-	
Output Capacitance	C _{oss}	V _{GS} = 0 V	$V_{DS} = 1.0 \text{ V}, f = 1.0 \text{ MHz}$	-	730	-	pF
			$V_{DS} = 480 \text{ V}, f = 1.0 \text{ MHz}$	-	19	-	
Effective Output Capacitance	C _{oss} eff.		V _{DS} = 0 V to 480 V ^c	-	31	-	
Total Gate Charge	Q_g			-	-	23	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 3.6 \text{ A}, V_{DS} = 480 \text{ V}$ see fig. 6 and 13 ^b	-	-	5.4	
Gate-Drain Charge	Q_{gd}		Ü	-	-	11	
Turn-On Delay Time	t _{d(on)}			-	9.8	-	
Rise Time	t _r	V _{DD} =	300 V In = 3.6 A	-	13	-	
Turn-Off Delay Time	t _{d(off)}	$V_{DD} = 300 \text{ V, } I_D = 3.6 \text{ A,}$ $R_g = 12 \Omega, \ R_D = 82 \Omega, \ \text{see fig. } 10^b$		-	19	-	ns _
Fall Time	t _f			-	12	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	Is	MOSFET symbol showing the integral reverse p - n junction diode		-	-	3.6	A
Pulsed Diode Forward Current ^a	I _{SM}			-	-	14	
Body Diode Voltage	V _{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 3.6 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 3.6 A, dl/dt = 100 A/µs ^b		-	400	600	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	1.1	1.7	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					L _D)

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.
- c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs.
Avalanche Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91108.






TO-220-1



DIM.	MILLIM	IETERS	INCHES		
DINI.	MIN.	MAX.	MIN.	MAX.	
Α	4.24	4.65	0.167	0.183	
b	0.69	1.02	0.027	0.040	
b(1)	1.14	1.78	0.045	0.070	
С	0.36	0.61	0.014	0.024	
D	14.33	15.85	0.564	0.624	
Е	9.96	10.52	0.392	0.414	
е	2.41	2.67	0.095	0.105	
e(1)	4.88	5.28	0.192	0.208	
F	1.14	1.40	0.045	0.055	
H(1)	6.10	6.71	0.240	0.264	
J(1)	2.41	2.92	0.095	0.115	
L	13.36	14.40	0.526	0.567	
L(1)	3.33	4.04	0.131	0.159	
ØР	3.53	3.94	0.139	0.155	
Q	2.54	3.00	0.100	0.118	
ECN: X15-0364-Rev. C, 14-Dec-15 DWG: 6031					

Note

 M* = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM



Revison: 14-Dec-15 1 Document Number: 66542



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.