

DG9454

# Compact, Low Power Consumption, Triple SPDT (Triple 2:1 Multiplexers)

#### DESCRIPTION

The DG9454 is a triple SPDT (triple 2:1 multiplexers) with enhanced performance on low power consumption, while guarantees 1.8 V logic compatible over the full operation voltage range.

The DG9454 is designed to operate from a + 2.7 V to + 13.2 V supply at V+, and + 2.5 V to + 5.5 V at V<sub>L</sub>.

The DG9454 is a high precision switch of low parasitic capacitance, low leakage, low charge injection, and fast switching speed.

Processed with advanced CMOS technology, the DG9454 conducts equally well in both directions, offers rail to rail analog signal handling and can be used both as multiplexers as well as de-multiplexers.

The advantages of DG9454 at size, weight, power consumption, and low voltage control capability make it ideal for portable consumer applications such as 3D glasses (3D goggles). Its precise switching, wide dynamic range, and low parasitic characters make it a high performance switch for healthcare, data acquisition, and instrument products.

The DG9454 operating temperature is specified from - 40  $^{\circ}$ C to + 85  $^{\circ}$ C and are available and the ultra compact 1.8 mm x 2.6 mm miniQFN16 packages.

As a comitted partner to the community and the environment, Vishay Siliconix manufactures this product with lead (Pb)-free device terminations. DG9454 is offered in a miniQFN package. The miniQFN package has a nickelpalladium-gold device termination and is represented by the lead (Pb)-free "-E4" suffix. The nickel-palladium-gold device terminations meet all JEDEC standards for reflow and MSL ratings.


#### FEATURES

- Operates with V+ = 2.7 V to 13.2 V; V<sub>L</sub> = 2.5 V to 5.5 V
- Guaranteed 1.8 V logic control at full V+ range
- Low power consumption, < 1 μA
- High bandwidth: 540 MHz
- Low charge injection over the full signal range (less than 0.9 pQ)
- Low switch capacitance (C<sub>s(off)</sub> 2 pF typ.)
- Good isolation and crosstalk performance (typ. 65 dB at 10 MHz)
- Compact and light miniQFN16 package (1.8 mm x 2.6 mm)
- Compliant to RoHS Directive 2002/95/EC
- Halogen-free according to IEC 61249-2-21 definition

#### APPLICATIONS

- 3D glasses (goggles)
- Touch panels
- Data acquisition
- Medical and healthcare devices
- · Control and automation equipments
- Test instruments

# FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





COMPLIANT

HALOGEN

FREE



TRUTH TABL	TRUTH TABLE								
Enable		Select Inputs		On Switches					
Input	С	В	Α	DG9454					
Н	Х	Х	Х	All Switches Open					
L	L	L	L	X to X0, Y to Y0, Z to Z0					
L	L	L	Н	X to X1, Y to Y0, Z to Z0					
L	L	Н	L	X to X0, Y to Y1, Z to Z0					
L	L	Н	Н	X to X1, Y to Y1, Z to Z0					
L	Н	L	L	X to X0, Y to Y0, Z to Z1					
L	Н	L	Н	X to X1, Y to Y0, Z to Z1					
L	Н	Н	L	X to X0, Y to Y1, Z to Z1					
L	Н	Н	Н	X to X1, Y to Y1, Z to Z1					

ORDERING INFORMATION								
Temp. Range Package Part Number								
DG9454								
- 40 °C to 125 °C <sup>a</sup>	16-Pin miniQFN	DG9454EN-T1-E4						
Nataa:								

Notes:

a. - 40 °C to 85 °C datasheet limits apply.

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_A = 25 \degree C$ , unless otherwise noted)								
Parameter		Limit	Unit					
Digital Inputs <sup>a</sup> , $V_S$ , $V_D$ , $V_L$		GND - 0.3 to (V+) + 0.3 or 30 mA, whichever occurs first	v					
V+ to GND		14						
Continuous Current (Any terminal)		30						
Peak Current, S or D (Pulsed 1 ms,	10 % duty cycle)	100	- mA					
Storage Temperature		- 65 to 150	°C					
Power Dissipation <sup>b</sup>	16-Pin miniQFN <sup>c, d</sup>	525	mW					
Thermal Resistance <sup>b</sup>	16-Pin miniQFN <sup>d</sup>	152	°C/W					
Latch-up (per JESD78)	·		mA					

Notes:

a. Signals on SX, DX, VI or INX exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC board.
c. Derate 6.6 mW/°C above 70 °C.

d. Manual soldering with iron is not recommended for leadless components. The miniQFN-16 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SPECIFICATIONS FOR UNIPOLAR SUPPLIES										
		Test Conditions			- 40 °C to	+ 125 °C	- 40 °C t	o + 85 °C		
Parameter	Symbol	Unless Otherwise Specified $V_{CC} = + 12 \text{ V}, V_L = 2.7 \text{ V}$ $V_{IN(A, B, C \text{ and enable})} = 1.6 \text{ V}, 0.5 \text{ V}^a$	Temp. <sup>b</sup>	Typ. <sup>c</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Unit	
Analog Switch										
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>		Full		0	12	0	12	V	
On-Resistance	R <sub>DS(on)</sub>	$I_{\rm S}$ = 1 mA, $V_{\rm D}$ = 0.7 V, 6.0 V, 11.3 V	Room Full	80		120 143		120 137		
On-Resistance Match	$\Delta R_{ON}$	I <sub>S</sub> = 1 mA, V <sub>D</sub> = + 0.7 V	Room Full	4		7 10		7 8	Ω	
On-Resistance Flatness	R <sub>FLATNESS</sub>	$I_{\rm S}$ = 1 mA, $V_{\rm D}$ = 0.7 V, 6.0 V, 11.3 V	Room Full	32		26 30		26 28		



		Test Condition				- 40 °C to + 125 °C - 40 °C to + 85 °C				
_		Unless Otherwise Sp $V_{CC} = + 12 V, V_L = 100$	2.7 V	_ h		d	d	d	d	
Parameter	Symbol	<b>bol</b> $V_{IN(A, B, C \text{ and enable})} = 1.6 \text{ V}, 0.5 \text{ V}^{a}$		Temp. <sup>b</sup>	Typ. <sup>c</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Uni
Analog Switch		1				· .	<b>I</b> .	· ·		1
Switch Off	I <sub>S(off)</sub>	$V$ + = + 13.2 V, $V_L$ = 2.7 V		Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	
Leakage Current	I <sub>D(off)</sub>	$V_{\rm D} = 1 \text{ V}/12.2 \text{ V}, \text{ V}_{\rm S} = 12$	2.2 V/1 V	Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	nA
Channel On	I <sub>D(on)</sub>	$V + = + 13.2 V, V_L = 2.7 V$		Room	± 0.02	- 1	1	- 1	1	
Leakage Current	D(01)	$V_{\rm D} = V_{\rm S} = 1 \text{ V}/12.$	2 V	Full		- 50	50	- 5	5	
Digital Control							1	-	1	
Logic Low Input Voltage	V <sub>INL</sub>	V <sub>1</sub> = 2.7 V		Full			0.5		0.5	v
Logic High Input Voltage	V <sub>INH</sub>	_		Full		1.6		1.6		Ů
Logic Low Input Current	ΙL	V <sub>IN</sub> A0, A1, A2 and e under test = 0.5		Full	0.01	- 1	1	- 1	1	μA
Logic High Input current	Ι <sub>Η</sub>	V <sub>IN</sub> A0, A1, A2 and enable above test = 1.6 V		Full	0.01	- 1	1	- 1	1	μΑ
<b>Dynamic Characteristics</b>							•			
Transition Time	t <sub>TRANS</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF see figure 1, 2, 3		Room Full	80		135 205		135 170	
Enable Turn-On Time	t <sub>ON(EN)</sub>			Room Full	115		180 250		180 215	
Enable Turn-Off Time	t <sub>OFF(EN)</sub>			Room Full	46		110 180		110 145	ns
Break-Before-Make Time Delay	t <sub>D</sub>			Room Full	37	12		12		
Charge Injection <sup>e</sup>	Q	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V$	′ <sub>GEN</sub> = 0 V	Full	0.86					рС
			100 kHz	Room	< - 90					
Off Isolation <sup>e</sup>	OIRR		1 MHz	Room	- 80					
		f = 1 MHz,	10 MHz	Room	- 61					dB
_	Ň	$R_{L} = 50 \Omega, C_{L} = 5 pF$	100 kHz	Room	< - 90					-
Crosstalk <sup>e</sup>	X <sub>TALK</sub>		1 MHz	Room	- 81					-
Bandwidth, - 3dB <sup>e</sup>	BW	R <sub>L</sub> = 50 Ω	10 MHz	Room Room	- 65 540					MHz
		nL = 50 32		Room	2					
Source Off Capacitance <sup>e</sup>	C <sub>S(off)</sub>									
Drain Off Capacitance <sup>e</sup>	C <sub>D(off)</sub>	f = 1 MHz		Room	3					pF
Channel On Capacitance <sup>e</sup>	C <sub>D(on)</sub>			Room	6					
Total Harmonic Distortion <sup>e</sup>	THD	Signal = 1 V <sub>RMS</sub> , 20 Hz to 20 kHz, R <sub>L</sub> = 600 $\Omega$		Room	0.01					%
Power Supply										
Power Supply Range	l+	$V_{IN(A, B, C and enable)} = 0$ V	/ or + 12 \/	Room Full	0.05		1 10		1 10	
		• IIV(A, B, C and enable) - 0 V		Room	0.05	- 1		- 1		μA
Ground Current	I <sub>GND</sub>	V <sub>L</sub> = 2.7 V		Full		- 10		- 10		μ,

Notes:

a. V<sub>IN</sub> = input voltage to perform proper function.
b. Room - 25 °C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.



SPECIFICATIONS FOR UNIPOLAR SUPPLIES										
		Test Conditions Unless Otherwise Specified			- 40 °C to	+ 125 °C	- 40 °C te	o + 85 °C		
<b>.</b> .		$V_{CC} = +5 V. V_1 = 2.7 V$	- b		d	d	na d	d		
Parameter Analog Switch	Symbol	$V_{IN(A, B, C and enable)} = 1.5 V, 0.6 V^a$	Temp. <sup>b</sup>	Typ.°	Min. <sup>d</sup>	Max. <sup>d</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Unit	
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>		Full		0	5	0	5	V	
Analog Signal Range			Room	105	0	165	0	165	v	
On-Resistance	R <sub>ON</sub>	I <sub>S</sub> = 1 mA, V <sub>D</sub> = 0 V, + 3.5 V	Full	105		205		194		
On-Resistance Match	$\Delta R_{ON}$	$I_{S} = 1 \text{ mA}, V_{D} = +3.5 \text{ V}$	Room Full	3.2		8 13		8 10	Ω	
On-Resistance Flatness	R <sub>FLATNESS</sub>	$I_{S} = 1 \text{ mA}, V_{D} = 0 \text{ V}, + 3 \text{ V}$	Room Full	17		26 30		26 28		
Switch Off	I <sub>S(off)</sub>	V+ = + 5.5 V, V- = 0 V	Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5		
Leakage Current	I <sub>D(off)</sub>	$V_{D} = 1 \text{ V}/4.5 \text{ V}, V_{S} = 4.5 \text{ V}/1 \text{ V}$	Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	nA	
Channel On Leakage Current	I <sub>D(on)</sub>	V+ = +5.5 V, $V- = 0 VV_D = V_S = 1 V/4.5 V$	Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5		
Digital Control				L						
V <sub>IN(A, B, C and enable)</sub> Low	V <sub>IL</sub>	V <sub>L</sub> = 2.7 V	Full			0.6		0.6	v	
VIN(A, B, C and enable) High	V <sub>IH</sub>	$V_{L} = 2.7 V$	Full		1.5		1.5		v	
Input Current, V <sub>IN</sub> Low	١L	V <sub>IN(A, B, C and enable)</sub> under test = 0.6 V	Full	0.01	- 1	1	- 1	1		
Input Current, V <sub>IN</sub> High	Ι <sub>Η</sub>	V <sub>IN(A, B</sub> , C and enable) under test = 1.5 V	Full	0.01	- 1	1	- 1	1	μA	
Dynamic Characteristics				-	_		-	-		
Transition Time	t <sub>TRANS</sub>		Room Full	96		175 250		175 210		
Enable Turn-On Time	t <sub>ON</sub>	$R_L = 300 \Omega$ , $C_L = 35 pF$	Room Full	200		295 365		295 330	ns	
Enable Turn-Off Time	t <sub>OFF</sub>	see figure 1, 2, 3	Room Full	60		155 225		155 190	115	
Break-Before-Make Time Delay	t <sub>D</sub>		Room Full	50	20		20			
Charge Injection <sup>e</sup>	Q	$V_g$ = 0 V, $R_g$ = 0 Ω, $C_L$ = 1 nF	Full	0.4					рС	
Off Isolation <sup>e</sup>	OIRR	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF	Room	< - 90						
Channel-to-Channel Crosstalk <sup>e</sup>	X <sub>TALK</sub>	f = 100  kHz	Room	< - 90					dB	
Source Off Capacitance <sup>e</sup>	C <sub>S(off)</sub>		Room	2						
Drain Off Capacitance <sup>e</sup>	C <sub>D(off)</sub>	f = 1 MHz	Room	4					pF	
Channel On Capacitance <sup>e</sup>	C <sub>D(on)</sub>		Room	7						
Power Supply			-							
Power Supply Current	l+	$V_{IN(A, B, C and enable)} = 0 V or 5 V$	Room Full	0.05		1 10		1 10		
Ground Current	I <sub>GND</sub>	• IIV(A, B, C and enable) - 0 V OI 0 V	Room Full	- 0.05	- 1 - 10		- 1 - 10		μA	
Logic Supply Current	ΙL	V <sub>L</sub> = 2.7 V	Room Full	0.05		1 10		1 10		

Notes:

Notes:
a. V<sub>IN</sub> = input voltage to perform proper function.
b. Room - 25 °C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.



# **DG9454**

Vishay Siliconix

SPECIFICATIONS	FOR UN	IPOLAR SUPPLIE	S							
		Test Condition Unless Otherwise Sp				- 40 °C to	+ 125 °C	- 40 °C to	o + 85 °C	
<b>-</b> .	<b>.</b>	$V_{CC} = +3 V, V_1 = 2$	2.7 V	_ b		d	d	d	d	
Parameter	Symbol	V <sub>IN(A, B, C and enable)</sub> = 1.	5 V, 0.6 V <sup>a</sup>	Temp. <sup>b</sup>	Typ. <sup>c</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Min. <sup>d</sup>	Max. <sup>d</sup>	Unit
Analog Switch	M	[		Full		0		0	0	V
Analog Signal Range <sup>e</sup>	V <sub>ANALOG</sub>				171	0	3 265	0	3 265	V
On-Resistance	R <sub>DS(on)</sub>	I <sub>S</sub> = 1 mA, V <sub>D</sub> = 1.	$I_{\rm S}$ = 1 mA, $V_{\rm D}$ = 1.5 V		171		265 310		265 289	Ω
Switch Off	I <sub>S(off)</sub>	V+ = 3.3 V, V <sub>L</sub> = 2		Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	
Leakage Current	I <sub>D(off)</sub>	V <sub>D</sub> = 0.3 V/3.0 V, V <sub>S</sub> = 3	.0 V/0.3 V	Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	nA
Channel On Leakage Current	I <sub>D(on)</sub>	$V + = 3.3 V, V_L = 2$ $V_S = V_D = 0.3 V/3$		Room Full	± 0.02	- 1 - 50	1 50	- 1 - 5	1 5	
Digital Control		•								
Logic Low Input Voltage	V <sub>INL</sub>	V <sub>L</sub> = + 2.7 V		Full			0.6		0.6	v
Logic High Input Voltage	V <sub>INH</sub>			Full		1.5		1.5		v
Logic Low Input Current	ΙL	V <sub>IN</sub> A0, A1, A2 and enable under test = 0.6 V		Full	0.01	- 1	1	- 1	1	
Logic High Input Current	Ι <sub>Η</sub>	V <sub>IN</sub> A0, A1, A2 and enable above test = 1.5 V		Full	0.01	- 1	1	- 1	1	μA
<b>Dynamic Characteristics</b>										
Transition Time	t <sub>TRANS</sub>			Room Full	151		270 355		270 315	
Enable Turn-On Time	t <sub>ON(EN)</sub>	R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 3	5 pF	Room Full	390		510 610		510 565	ns
Enable Turn-Off Time	t <sub>OFF(EN)</sub>	see figure 1, 2,	3	Room Full	90		220 320		220 275	115
Break-Before-Make Time Delay	t <sub>D</sub>			Room Full	90	35		35		
Charge Injection <sup>e</sup>	Q	$C_L = 1 \text{ nF}, R_{GEN} = 0 \Omega, V$	' <sub>GEN</sub> = 0 V	Full	0.5					рС
Off Isolation <sup>e</sup>	OIRR	f = 1 MHz, R <sub>L</sub> = 50 Ω,	100 kHz	Room	< - 90					dB
Crosstalk <sup>e</sup>	X <sub>TALK</sub>	C <sub>L</sub> = 5 pF	100 kHz	Room	< - 90					ив
Source Off Capacitance <sup>e</sup>	C <sub>S(off)</sub>		•	Room	2					
Drain Off Capacitance <sup>e</sup>	C <sub>D(off)</sub>	f = 1 MHz		Room	4					pF
Channel On Capacitance <sup>e</sup>	C <sub>D(on)</sub>			Room	7					
Power Supply										
Power Supply Range	l+	V	Vor ± 3 V	Room Full	0.05		1 10		1 10	
Ground Current	I <sub>GND</sub>	$V_{IN(A, B, C \text{ and enable})} = 0$		Room Full	0.05	- 1 - 10		- 1 - 10		μA
Logic Supply Current	١ <sub>L</sub>	V <sub>L</sub> = 2.7 V		Room Full	0.05		1 10		1 10	

Notes:

a. V<sub>IN</sub> = input voltage to perform proper function.
b. Room - 25 °C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

e. Guaranteed by design, not subject to production test.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. V<sub>D</sub> and Signal Supply Voltage




**On-Resistance vs. Analog Voltage and Temperature** 






**On-Resistance vs. Analog Voltage and Temperature** 




**On-Resistance vs. Analog Voltage and Temperature** 





### DG9454 Vishay Siliconix

#### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Input Switching Frequency (Hz) Current vs. Frequency


# DG9454

Vishay Siliconix



#### **TEST CIRCUITS**











Figure 2. Enable Switching Time








### DG9454 Vishay Siliconix

#### **TEST CIRCUITS**








Figure 4. Charge Injection



Insertion Loss = 20 log  $\frac{V_{OUT}}{V_{IN}}$ 






Figure 6. Off Isolation




Figure 7. Crosstalk






Figure 8. Source, Drain Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg267185">www.vishay.com/ppg267185</a>.




# Thin miniQFN16 Case Outline





Bottom view



DIMENSIONS		MILLIMETERS <sup>(1)</sup>			INCHES				
DIMENSIONS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.			
А	0.50	0.55	0.60	0.020	0.022	0.024			
A1	0	-	0.05	0	-	0.002			
A3		0.15 ref.			0.006 ref.				
b	0.15	0.20	0.25	0.006	0.008	0.010			
D	2.50	2.60	2.70	0.098	0.102	0.106			
е		0.40 BSC			0.016 BSC				
E	1.70	1.80	1.90	0.067	0.071	0.075			
L	0.35	0.40	0.45	0.014	0.016	0.018			
L1	0.45	0.50	0.55	0.018	0.020	0.022			
N <sup>(3)</sup>		16			16				
Nd <sup>(3)</sup>	4 4								
Ne <sup>(3)</sup>		4		4					

#### Notes

<sup>(1)</sup> Use millimeters as the primary measurement.

- <sup>(2)</sup> Dimensioning and tolerances conform to ASME Y14.5M. 1994.
- <sup>(3)</sup> N is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.

 $^{(4)}$  Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.


<sup>(5)</sup> The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.

<sup>(6)</sup> Package warpage max. 0.05 mm.

ECN: T16-0226-Rev. B, 09-May-16 DWG: 6023



#### **RECOMMENDED MINIMUM PADS FOR MINI QFN 16L**



Mounting Footprint Dimensions in mm (inch)



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.