TOSHIBA CMOS Integrated Circuit Silicon Monolithic

# TC94B15WBG

DAC + Stereo Headphone Amplifier with Electronic Volume

The TC94B15WBG is a DAC + stereo headphone amplifier IC. It is built in stereo DAC and an G-class stereo headphone amplifier with electric volume function.

It is suitable for mobile phone and digital audio player etc.

#### Features

- I<sup>2</sup>C control Bus
- DA converter
  - I2S input compatible
    - Data bits : 16bit
    - Sampling rate : 48kHz
  - G-class Headphone Amplifier
  - Output Coupling Capacitor-less
- Low supply current IDDQ(DVDD) : 1.8mA(Typ.) IDDQ(AVDD) : 2.2mA(Typ.)
- High Sound Quality : S/N = 92dB(Typ. AES17+CCIR Weighting)
- Electric Volume : 32steps and mute
- Package WCSP 20pin , 0.5mm pitch
- Operating temperature range

T(opr) = -30 to  $85^{\circ}C$ 

• Operating supply voltage range: Ta = 25°C DVDD(opr) = 1.65 to 1.95V

AVDD (opr) = 2.3 to 4.8V



Weight: 7.0mg (typ.)

Marking: B15WBG

## <u>TOSHIBA</u>

#### **Block Diagram**



Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purpose.

(A1)	(A2)	(A3)	(A4)	(A5)
AVSS	CPP2	CPP1	CPN1	CPN2
B1)	B2)	(B3)	(B4)	(B5)
PLL LF	AVDD	VREG	DVDD	DVSS
(C1)	(C2)	С3)	C4)	(C5)
SDA	SCL	НS OUTG	HSVDD	HSOUTL
(D1)	(D2)	D3)	(D4)	D5)
BCLK	WCLK	DIN	HSOUTR	HSVSS

#### Pin Assignment (Top View : Marking side)

### **Pin Descriptions**

Р	in No. and name	I/O	Function	Note
A1	AVSS	-	Analogue ground	—
A2	CPP2	-	Positive voltage of charge pump flying capacitor. Negative terminal	_
A3	CPP1	_	Positive voltage of Charge pump flying capacitor. Positive terminal	_
A4	CPN1	-	Negative voltage of charge pump flying capacitor. Positive terminal	_
A5	CPN2	-	Negative voltage of charge pump flying capacitor. Negative terminal	_
B1	PLL LF	-	PLL loop filter pin	—
B2	AVDD	-	Analogue voltage supply. Connected to Vbat	—
B3	VREG	-	Output from Digital stage regulator circuit	—
B4	DVDD	-	Digital voltage supply. Connected to VIO	—
B5	DVSS	-	Digital ground	—
C1	SDA	I/O	l <sup>2</sup> C data	—
C2	SCL	I	l <sup>2</sup> C serial clock	—
C3	HSOUTG	-	Output ground	—
C4	HSVDD	-	Positive voltage of charge pump output	—
C5	HSOUTL	0	Amplifier output left	—
D1	BCLK	I	Audio serial data bus bit clock	_
D2	WCLK	I	Audio serial data bus word clock	—
D3	DIN	I	Audio serial data bus data	—
D4	HSOUTR	0	Amplifier output right	—
D5	HSVSS	_	Negative voltage of charge pump output	

#### **Functional Description**

#### $1. \ I^2C \ control$

This IC supports the I<sup>2</sup>C control protocol using 8-bit addressing and is capable of both standard and fast modes.

(1)  $I^2C$  interface timing.



 $S:Start, \ RS:Re\text{-}start, \ P:Stop$ 

Figure 1 I<sup>2</sup>C Interface Timing

Timing chart may be simplified for explanatory purpose.

Characteristics	Symbol	Test Condition	Min.	Тур.	Max.	Unit
SCL Clock frequency	fSCL	—	—	_	400	kHz
Hold time, start condition to SCL	thld		0.6	—	—	$\mu \mathbf{s}$
Setup time, SCL to start condition	tSET1		0.6	—	—	$\mu \mathbf{s}$
Setup time, SCL to stop condition	tSET2	_	0.6	—	—	$\mu \mathbf{s}$
Data setup time	tSET3		100	—	—	ns
Bus free time between stop and start condition	tBUF	_	1.3	_	_	$\mu \ {f s}$
SCL clock width "Low"	tLOW	—	1.3	—	—	$\mu s$
SCL clock width "High"	tHigh	—	0.6	—	—	$\mu \ s$
SCL / SDA rise time	tR		—	—	300	ns
SCL / SDA fall time	$\mathrm{tF}$	_	_	_	300	ns
Data hold time	tHD DAT	_	0	_	_	$\mu s$

Table 1I<sup>2</sup>C Characteristics

#### (2) Write mode

In the case that other serial  $I^2 C$  data are newly transmitted after one transmission, it is necessary to open the term more than one clock cycle.

And this IC supports the following  $3 \mbox{ formats}.$ 

W	rite	m	od	e 1																									
	D7	D6	D5	D4	D3	D2	D1	0		D7	D6	D5	D4	D3	D2	D1	D0		D7	D6	D5	D4	D3	D2	D1	D0			l
S			Sla	ve /	Addı	ress			A		Re	ais	ter	add	ress	n		А					ita				A	Ρ	I
			0.0									- <u>9</u> .0									of	Reg	iste	er n					L





S: Start condition, A: Acknowledge, P: Stop condition

Figure 2 Format of write mode

(3) Read mode

The slave address became the read mode by changing the 8 Bit of the slave address from 0 to 1.

The micro controller shall send the stop condition P after it sent the reversed Acknowledge (high) in case of the read mode finished.

The data transmission became not available condition if the micro controller intended to send the stop condition P expect for this procedure because this IC occupies the data bus until the micro controller send the start conditions again.

And this IC supports the following 2 formats.

 Read
 mode
 1

 S
 D7
 D6
 D5
 D4
 D3
 D2
 D1
 1
 A
 D7
 D6
 D5
 D4
 D3
 D2
 D1
 D1
 D1
 D6
 D5
 D4
 D3
 D2
 D1
 <t



 $S: Start \ condition, \quad A: Acknowledge, \quad RS: Repeat \ start \ condition, \quad P: Stop \ condition$ 

Figure 3 Format of read mode

1-1. Slave address

Writing mode : 0x34 Reading mode : 0x35

1-2. Register map

Register Address	D7	D6	D5	D4	D3	D2	D1	D0	Preset
0x01	HSL_EN	HSR_EN	0	0	0	0	Thermal	CHIP_ EN	0x00
0x02	HSL_MUTE	HSR_MUTE	VOL (4)	VOL (3)	VOL (2)	VOL (1)	VOL (0)	0	0xC0
0x03	0	0	0	0	0	0	HIZ_L	HIZ_R	0x00

Note

The register address is for TOSHIBA testing from 0x04.

Under no circumstances must any data be written to these registers. Writing to these bits may change the function of device, or complete failure. If read, these bits may assume any value.

\* 0x01

Bit	Name	Read/ Write	Value	Description	Preset
D7	HSI EN	R/W	0	Disable left headset driver	0
D7	HSL_EN	<b>Л</b> / W	1	Enable left headset driver	0
D6	LICD EN	R/W	0	Disable right headset driver	0
D6	HSR_EN	K/ W	1	Enable right headset driver	0
D5:D2	-	-	0	Reserved	0
D1	Thermal	R	0	Thermal shutdown not activated	0
DI	Inermal	n	1	Thermal shutdown activated	0
D0	CHIP EN	R/W	0	Disable IC	0
D0	UIIIr_EN	10/ 10	1	Enable IC	0

0x02

Bit	Name	Read/ Write	Value	Description	Preset
D7	HSL_MUTE	R/W	0	Headset Left un-mute	1
Di	IISL_MOTE	10/ 10	1	Headset Left mute	1
D6	HSR MUTE	R/W	0	Headset Right un-mute	1
Do	ISL_MUIE	IV/ VV	1	Headset Right mute	T
D5:D1	VOL	R/W	-	Volume level. See Volume table	00000
D0	-	-	0	Reserved	0

0x03

Bit	Name	Read/ Write	Value	Description	Preset
D7:D2	-	-	0	Reserved	000000
D1	шту т	R/W	0	Left channel normal impedance	0
DI	HIZ_L	IV/ VV	1	Left channel high impedance	0
D0	HIZ R	R/W	0	Right channel normal impedance	0
D0	ΠΙΖ_ħ	IL/ W	1	Right channel high impedance	0

### <u>TOSHIBA</u>

#### 1-3. Volume table

Gain control Mute[7:6], Volume[5:0]	Read/ Write	Gain [dB]	Output level (rms) [mVrms]	Gain control Mute[7:6], Volume[5:0]	Read/ Write	Gain [dB]	Output level (rms) [mVrms]
10xx xxxx			Mute_Lch	0001 111x		-13	98.9
01xx xxxx			Mute_Rch	0010 000x		-11	124
0000 000x		-59	0.5	0010 001x		-10	14
0000 001x		-55	0.79	0010 010x		-9	157
0000 010x		-51	1.24	0010 011x		-8	176
0000 011x		-47	1.97	0010 100x		-7	197
0000 100x		-43	3.13	0010 101x		-6	221
0000 101x		-39	4.94	0010 110x	DAV	-5	248
0000 110x	R/W	-35	7.85	0010 111x	R/W	-4	279
0000 111x		-31	12.4	0011 000x		-3	313
0001 000x		-27	19.7	0011 001x		-2	351
0001 001x		-25	24.8	0011 010x		-1	394
0001 010x		-23	31.3	0011 011x		0	442
0001 011x		-21	39.4	0011 100x		1	496
0001 100x		-19	49.6	0011 101x		2	556
0001 101x		-17	62.4	0011 110x		3	624
0001 110x		-15	78.5	0011 111x		4	700

Level definition

 $DVDD=1.8V, AVDD=3.7V, Din=0dBFS, fWCLK=48kHz, fin=1kHz, RL=15+32\,\Omega\,(Measurement\ point\ :32\,\Omega\,), Ta=25^\circC$ 

Circuit definition



 $2.\,\mathrm{I2S}$  control

The I2S of this IC supports the following format.

Data bits : 16bit

Sampling rates : 48kHz

Slave mode operation

The volume mute should be applied when the format is changed via  $\mathrm{I}^2\mathrm{C}.$ 

3-1 I2S Serial data bus mode operation

\* Left channel

The MSB of the left channel is valid on the second rising edge of the bit clock after the falling edge of the word clock.

\* Right channel

The MSB of the right channel is valid on the second rising edge of the bit clock after the rising edge of the word clock.



Note : WCLK = 32 BCLK



### TOSHIBA

3-2 I2S Interface Timing



Figure 5 I2S Receiver timing

Characteristics	Symbol	Min.	Тур.	Max.	Unit
Clock Period	Т	644.5	651	657.5	ns
Control Voltage (H)	VH	0.65xDVDD	-	_	V
Control Voltage (L)	VL	—	_	0.35xDVDD	V
Clock High	tHC	200	_		ns
Clock Low	tLC	200	_	_	ns
Set-up Time	tsr	100	_		ns
Hold Time	$_{ m thr}$	0	_	_	ns

Table 2 I2S Chara	cteristics
-------------------	------------

#### AVDD DVDD DVDD=90% Register1: 0xC1 I2C-Bus Register2:0x\*\* (HS\_EN:Enabled, Chip\_EN:IC operation) (Mute:off, Volumme:setting) t>0s Send I2C-Bus after DVDD>90% 12S-WCLK Л Ƴ t>0s Send I2S-WCLK before or same resister1 command mmmm **I2S-BCLK & DIN** t>20ms • Send BCLK & DIN command after send register1 command + 20ms or more



#### 4. Power on sequence

5. Power off sequence (Tentative)

WCLK signal must not be stopped until chip\_EN is set "disenabled",

because it prevent the error of PLL circuit.

On the other hand, there is no problem even if WCLK remains after chip\_EN is set to "disenabled".



#### Mode 1

The system is shown in figure 9.

The switch is set to "a" side, and the 1uF is charged by AVDD voltage source. Then the switch is changed by the switching frequency circuit of charge pump to "b" side. The internal circuit is operated by the electric charge of 1uF.

#### Mode 2

The system is shown in figure 10. The switch is set to "a" side, and the 1uF and 10uF are charged by AVDD voltage source. Then the switch is changed by the switching frequency circuit of charge pump to "b" side. The internal circuit is operated by the electric charge of 1uF.

(a)



About the negative voltage source, the operation mode is 1 anytime.

#### 8. Amplifier

This IC adopts the G-class method, therefore the power efficiency is higher than the AB-Class. And the output coupling capacitor is unnecessary because it is built in the negative voltage source. 9. Protection circuit

This IC built in the over current detection type of protection circuit. The flow chart of the protection circuit is the following.



#### (\*) "Thermal" bit is reset when Reg1 is read by I2C-bus.

Figure 11 Flow chart of protection circuit

Register Address	Bit	Name	Read/ Write	Value	Description
0x01	D1	Thermal	R	0	Thermal shutdown not activated
0x01	DI	Therman	n	1	Thermal shutdown activated

Table 3Operation mode of protection circuit

These protection functions are intended to avoid some output short circuits or other abnormal conditions temporarily. These protect functions do not warrant to prevent the IC from being damaged.

In case of the product would be operated with exceeded guaranteed operating ranges, these protection features may not operate and some output short circuits may result in the IC being damaged.

The over-current protection feature in only intended to protect the IC from a temporary circuit.

Long time short circuit may stress excessively on the IC to be damaged. The system must be configured so that any over-current condition will be eliminated as soon as possible.

#### 10. OUT GND

This IC has OUT GND pin.

In case the GND of earphone code uses the tuner antenna, this pin connect with headphone jack GND. Then the separation characteristic can keeps.

If the set don't have tuner application, this pin connect with AVSS pin.

#### Absolute Maximum Ratings (Ta = 25°C)

Characteristics	s Symbol Rating		Unit
Supply voltage range	AVDD	-0.3 to 5.5	V
Supply voltage range	DVDD	-0.3 to 2.2	V
Breakdown Voltage at amplifier outputs	Vo	5.5	V
Lead temperature	Tlead	240	°C
Power dissipation	P <sub>D</sub> (Note)	2	W
Operating temperature	T <sub>opr</sub>	-30 to 85	°C
Storage temperature	T <sub>stg</sub>	–55 to 105	°C

#### Note: IC+PCB Derated by 20 mW/°C above $Ta = 25^{\circ}C$

The absolute maximum ratings of a semiconductor device are a set of specified parameter values, which must not be exceeded during operation, even for an instant.

If any of these rating would be exceeded during operation, the device electrical characteristics may be irreparably altered and the reliability and lifetime of the device can no longer be guaranteed.

Moreover, these operations with exceeded ratings may cause break down, damage and/or degradation to any other equipment.

Applications using the device should be designed such that each absolute maximum rating will never be exceeded in any operating conditions.

Before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in this documents.

#### **Electrical Characteristics**

#### Unless otherwise specified, DVDD = 1.8V, AVDD = 3.7V, Ta = 25°C

#### DC Characteristics

Characteristics	Symbol	Test circuit	Test Condition	Min	Тур.	Мах	Unit
Shutdown current	ISD(DVDD)	2	SW shutdown		—	1	μA
	ISD(AVDD)	2		_	_	3	μA
Quiescent Current	IDDQ(DVDD)	2	Both channels enabled.	_	1.8	2.2	mA
	IDDQ(AVDD)	2	No audio signal	_	2.2	2.8	mA
Supply Current	IDD	2	0.1mW*2ch, 10dB Crest Factor	_	_	6	mA
			0.5mW*2ch, 10dB Crest Factor	_	_	8	mA
Wake up time	Twake	2				20	ms
Output Impedance	Zout1	4	HiZ mode, f<40kHz	10	45		kΩ
	Zout2	5	HiZ mode, f=6MHz	500	640		Ω
	Zout3	5	HiZ mode, f=36MHz		135		Ω
Output DC offset	⊿Vo	2	Both channels enabled	_	_	500	uV
Control Voltage (H)	Vih	2	DVDD=1.65 to 1.95V	0.65x DVDD	_	DVDD	V
Control Voltage (L)	Vil	2	DVDD=1.65 to 1.95V	0		0.35x DVDD	V
Input Current (H)	lih	2	I2S/I <sup>2</sup> C pin, Vih=DVDD	_		1	uA
Input Current (L)	lil	2	I2S/I <sup>2</sup> C pin, ViI=0V			1	uA

#### Unless otherwise specified,

DVDD = 1.8V, AVDD = 3.7V, Din=0dBFS, fWCLK=48kHz, fin=1kHz, Gv=+4dB, Ta = 25°C

#### **AC Characteristics**

Characteristics	Symbol	Test circuit	Test Condition	Min	Тур.	Max	Unit
Maximum output amplitude AES17 at output terminals (rms)	Vo	1	RL=47Ω(15+32Ω) THD+N=1%, L+R in phase	0.935	1.03	1.135	V
Amplitude across headset	Vo1	3	RL=15Ω+16Ω, THD+N=1%	460	530	600	mV
Load (rms)	Vo2	2	$RL=15 \Omega + 32 \Omega$ , THD+N=1%	635	700	775	mV
Frequency response	⊿Gv	1	f=20 to 20kHz	-0.5	0	+0.5	dB
Total Harmonic Distortion + Noise	THD+N	2	Din=-1dBFS	_	0.02	0.032	%
Power Supply Rejection Ratio	PSRR	2	Gv=0dB	80	90		dB
Signal to Noise Ratio	S/N	2	AES17+CCIR Weighting	90	92		dB (CCIR)
Channel Separation	SEP	2	-	90	95		dB

#### Test Circuit



### TOSHIBA

Test circuit 2 (RESD=15 $\Omega$ +RL=32 $\Omega$ )



### **TOSHIBA**

Test circuit 4



Components in the test circuits are only used to obtain and confirm the device characteristics. These components and circuits do not warrant to prevent the application equipment from malfunction or failure.

### Package Dimensions

S-UFBGA20-0303-0.50A01

2.43 ⊕0.05 S A ⊕0.05 S B 2.03 65 MA 10.03 s **△**0.05 S A (0.215) D В С в (0.265)0.25 A 2 5 3 4 1 φ 0.32 ±0.03 Φ φ 0.05 Φ S AB

Unit : mm

- Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.
- If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to
  prevent device malfunction or breakdown caused by the current resulting from the inrush current at power ON or
  the negative current resulting from the back electromotive force at power OFF. For details on how to connect a
  protection circuit such as a current limiting resistor or back electromotive force adsorption diode, refer to individual
  IC datasheets or the IC databook. IC breakdown may cause injury, smoke or ignition.
- Use a stable power supply with ICs with built-in protection functions. If the power supply is unstable, the protection function may not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition.
- Carefully select external components (such as inputs and negative feedback capacitors) and load components (such as speakers), for example, power amp and regulator. If there is a large amount of leakage current such as input or negative feedback condenser, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly.
- Over current Protection Circuit

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
  or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.