





PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

MODE	INPUTS								INPUTS/OUTPUTS		OUTPUTS	
	CLR	FUNCTION SELECT		OUTPUT CONTROL		CK	SERIAL		A/QA	H/QH	QA'	QH'
		S1	S0	G1*	G2*		SL	SR				
Z	L	H	H	X	X	X	X	X	Z	Z	L	L
CLEAR	L	L	X	L	L	X	X	X	L	L	L	L
	L	X	L	L	L	X	X	X	L	L	L	L
HOLD	H	L	L	L	L	X	X	X	QA0	QH0	QA0	QH0
SHIFT RIGHT	H	L	H	L	L	↓	X	H	H	QGn	H	QGn
	H	L	H	L	L	↑	X	L	L	QGn	L	QGn
SHIFT LEFT	H	H	L	L	L	↓	H	X	QBn	H	QBn	H
	H	H	L	L	L	↑	L	X	QBn	L	QBn	L
LOAD	H	H	H	X	X	↓	X	X	a	h	a	h


\* When one or both output controls are high, the eight input/output terminals are in the high-impedance state ; however sequential or clearing of the register is not affected.

Z : High impedance  
 Qn0 : The level of Qn before the indicated steady-state input conditions were established.  
 Qnn : The level of Qn before the most recent active transition indicated by ↓ or ↑.  
 a, h : The level of the steady-state inputs A, H, respectively.  
 X : Don't Care.


961001EBA2'

- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

TIMING CHART



SYSTEM DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5~7.0	V
DC Input Voltage	$V_{IN}$	-0.5~7.0	V
DC BUS I / O Voltage (A/QA~H/QH)	$V_{IN/OUT}$	-0.5~ $V_{CC} + 0.5$	V
DC Output Voltage (QA'~QH')	$V_{OUT}$	-0.5~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	-20	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current	$I_{OUT}$	$\pm 25$	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	$\pm 80$	mA
Power Dissipation	$P_D$	180	mW
Storage Temperature	$T_{stg}$	-65~150	°C

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	2.0~5.5	V
Input Voltage	$V_{IN}$	0~5.5	V
DC BUS I / O Voltage (A/QA~H/QH)	$V_{IN/OUT}$	0~ $V_{CC}$	V
DC Output Voltage (QA'~QH')	$V_{OUT}$	0~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40~85	°C
Input Rise and Fall Time	dt / dV	0~100 ( $V_{CC} = 3.3 \pm 0.3V$ ) 0~20 ( $V_{CC} = 5 \pm 0.5V$ )	ns / V

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITON		V <sub>CC</sub> (V)	Ta = 25°C			Ta = -40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V <sub>IH</sub>			2.0 3.0~ 5.5	1.50 V <sub>CC</sub> × 0.7	— —	— —	1.50 V <sub>CC</sub> × 0.7	— —	V
Low-Level Input Voltage	V <sub>IL</sub>			2.0 3.0~ 5.5	— —	— —	0.50 V <sub>CC</sub> × 0.3	— —	0.50 V <sub>CC</sub> × 0.3	V
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -50 μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	— — —	1.9 2.9 4.4	— — —	V
			I <sub>OH</sub> = -4mA I <sub>OH</sub> = -8mA	3.0 4.5	2.58 3.94	— —	— —	2.48 3.80	— —	
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 50 μA	2.0 3.0 4.5	— — —	0.0 0.0 0.0	0.1 0.1 0.1	— — —	0.1 0.1 0.1	V
			I <sub>OL</sub> = 4mA I <sub>OL</sub> = 8mA	3.0 4.5	— —	— —	0.36 0.36	— —	0.44 0.44	
3-State Output Off-State Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND		5.5	—	—	±0.25	—	±2.50	μA
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 5.5V or GND		0~5.5	—	—	±0.1	—	±1.0	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		5.5	—	—	4.0	—	40.0	

AC ELECTRICAL CHARACTERISTICS (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION		Ta = 25°C			Ta = -40~85°C		UNIT
		V <sub>CC</sub> (V)	CL (pF)	MIN.	TYP.	MAX.	MIN.	MIN.	
Propagation Delay Time (CK-QA', QH')	t <sub>pLH</sub>	3.3 ± 0.3	15	—	12.2	17.2	1.0	19.8	ns
			50	—	14.7	20.7	1.0	23.3	
	t <sub>pHL</sub>	5.0 ± 0.5	15	—	8.5	10.8	1.0	12.0	
			50	—	10.0	12.8	1.0	14.0	
Propagation Delay Time (CLR-QA', QH')	t <sub>pHL</sub>	3.3 ± 0.3	15	—	13.0	19.0	1.0	22.0	
			50	—	15.5	22.5	1.0	25.5	
	t <sub>pHL</sub>	5.0 ± 0.5	15	—	9.1	11.2	1.0	13.5	
			50	—	10.8	13.2	1.0	15.5	
Propagation Delay Time (CK-QA~QH)	t <sub>pLH</sub>	3.3 ± 0.3	15	—	10.3	14.3	1.0	16.6	
			50	—	12.8	17.8	1.0	20.1	
	t <sub>pHL</sub>	5.0 ± 0.5	15	—	7.3	9.1	1.0	10.4	
			50	—	8.8	11.1	1.0	12.4	
Propagation Delay Time (CLR-QA~QH)	t <sub>pHL</sub>	3.3 ± 0.3	15	—	10.8	17.0	1.0	19.5	
			50	—	13.3	20.5	1.0	23.0	
	t <sub>pHL</sub>	5.0 ± 0.5	15	—	7.7	10.5	1.0	12.0	
			50	—	9.2	12.5	1.0	14.0	
Output Enable Time	t <sub>pZL</sub>	R <sub>L</sub> = 1kΩ	3.3 ± 0.3	15	—	13.3	16.5	1.0	19.2
				50	—	14.8	19.0	1.0	21.7
	t <sub>pZH</sub>		5.0 ± 0.5	15	—	8.9	9.7	1.0	11.3
				50	—	10.4	11.2	1.0	12.6
Output Disable Time	t <sub>pLZ</sub>	R <sub>L</sub> = 1kΩ	3.3 ± 0.3	50	—	18.0	21.3	1.0	24.3
				50	—	11.8	13.2	1.0	15.0
t <sub>pHZ</sub>	5.0 ± 0.5		50	—	11.8	13.2	1.0	15.0	
			50	—	11.8	13.2	1.0	15.0	
Maximum Clock Frequency	f <sub>MAX</sub>		3.3 ± 0.3	15	100	65	—	55	—
				50	90	55	—	50	—
			5.0 ± 0.5	15	160	125	—	110	—
				50	150	115	—	100	—
Input Capacitance	C <sub>IN</sub>			—	4	10	—	—	
BUS I/O Capacitance (A/QA~H/QH)	C <sub>OUT</sub>			—	8	—	—	—	
Power Dissipation Capacitance	C <sub>PD</sub>	(Note 1)		—	110	—	—	—	

Note (1) : C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


TIMING REQUIREMENTS (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$ (V)	$T_a = 25^\circ\text{C}$		$T_a = -40\sim 85^\circ\text{C}$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{w(H)}$ $t_{w(L)}$		$3.3 \pm 0.3$	—	7.0	8.0	ns
			$5.0 \pm 0.5$	—	7.0	8.0	
Minimum Pulse Width ( $\overline{\text{CLR}}$ )	$t_{w(L)}$		$3.3 \pm 0.3$	—	6.0	7.0	
			$5.0 \pm 0.5$	—	6.0	7.0	
Minimum Set-Up Time (SL, SR)	$t_s$		$3.3 \pm 0.3$	—	8.5	10.0	
			$5.0 \pm 0.5$	—	5.0	5.0	
Minimum Set-Up Time (A~H)	$t_s$		$3.3 \pm 0.3$	—	8.0	9.0	
			$5.0 \pm 0.5$	—	4.0	4.0	
Minimum Set-Up Time (S0, S1)	$t_s$		$3.3 \pm 0.3$	—	14.5	17.0	
			$5.0 \pm 0.5$	—	7.0	8.0	
Minimum Hold Time (SL, SR)	$t_h$		$3.3 \pm 0.3$	—	1.0	1.0	
			$5.0 \pm 0.5$	—	1.0	1.0	
Minimum Hold Time (A~H)	$t_h$		$3.3 \pm 0.3$	—	0.5	0.5	
			$5.0 \pm 0.5$	—	1.5	1.5	
Minimum Hold Time (S0, S1)	$t_h$		$3.3 \pm 0.3$	—	0	0	
			$5.0 \pm 0.5$	—	0.5	0.5	
Minimum Removal Time ( $\overline{\text{CLR}}$ )	$t_{rem}$		$3.3 \pm 0.3$	—	5.0	6.0	
			$5.0 \pm 0.5$	—	4.0	4.0	


NOISE CHARACTERISTICS (Input  $t_r = t_f = 3\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$		UNIT	
			$V_{CC}$ (V)	TYP.		LIMIT
Quiet Output Maximum Dynamic $V_{OL}$	$V_{OLP}$	$C_L = 50\text{pF}$	5.0	1.0	1.4	V
Quiet Output Minimum Dynamic $V_{OL}$	$V_{OLV}$	$C_L = 50\text{pF}$	5.0	-1.0	-1.4	V
Minimum High Level Dynamic Input Voltage	$V_{IHD}$	$C_L = 50\text{pF}$	5.0	—	3.5	V
Maximum Low Level Dynamic Input Voltage	$V_{ILD}$	$C_L = 50\text{pF}$	5.0	—	1.5	V

**INPUT EQUIVALENT CIRCUIT**




**A/QA~H/QH BUS TERMINAL EQUIVALENT CIRCUIT**




**SOP 20PIN (200mil BODY) OUTLINE DRAWING (SOP20-P-300-1.27)**

Unit in mm




**SOP 20PIN (300mil BODY) OUTLINE DRAWING (SOL20-P-300-1.27)**

Unit in mm



**SSOP 20PIN OUTLINE DRAWING (SSOP20-P-225-0.65A)**

Unit in mm



**TSSOP 20PIN OUTLINE DRAWING (TSSOP20-P-0044-0.65)**

Unit in mm

