

TC74HC221P/F

T-51-19

TC74HC221P/F DUAL MONOSTABLE MULTIVIBRATOR

The TC74HC221 is a high speed CMOS DUAL MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LS TTL while maintaining the CMOS low power dissipation.

There are two trigger inputs. One is A INPUT (Negative-edge input), another is B INPUT (Positive-edge input). These inputs are valid for slow rising/falling signal ($t_r=t_f=1$ sec). Because of schmitt-trigger input function. The device may also be triggered by using CLR INPUT (Positive-edge input). After triggering, Output keeps MONOSTABLE STATE for the time period determined by external resistor Rx and by external capacitor Cx. "L" level CLR input breaks this STABLE STATE. Next coming new trigger in MONOSTABLE period is not effected. Limitation for Cx and Rx is as follows.

- External capacitor Cx no limitation
- External resistor Rx $V_{CC}=2.0V$ from $5k\Omega$ to $1M\Omega$
- $V_{CC}>3.0V$ from $1k\Omega$ to $1M\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{PD}=32ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation Standby State $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
Active State $I_{CC}=200\mu A$ (Typ.) at $V_{CC}=5V$
- Output Drive Capability 10 LS TTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{PLH}=t_{PHL}$
- Wide Output Pulse Width Range $t_w(OUT)=150ns \sim 60s$ over at $V_{CC}=4.5V$
- Pin and Function Compatible with LS221


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP) * 180 (MFP)	mW
Storage Temperature	T_{STG}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



PIN ASSIGNMENT



TC74HC221P/F

T-51-19


TRUTH TABLE

INPUTS			OUTPUTS		NOTE
A	B	\overline{OL}	Q	\overline{Q}	
—	H	H	—	—	OUTPUT ENABLE
X	L	H	L^Δ	H^Δ	INHIBIT
H	X	H	L^Δ	H^Δ	INHIBIT
L	—	H	—	—	OUTPUT ENABLE
L	H	—	—	—	OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X:DON'T CARE

 Δ :EXCEPT FOR MONOSTABLE PERIOD

BLOCK DIAGRAM



Note (1) C_x , R_x , D_x are external electric parts. Capacitor, resistor and diode.

(2) External diode D_x (CRAMPING DIODE)

External capacitor is charged to V_{CC} level in the state of waiting, i.e. in no trigger state. Supply Voltage is turned off then C_x is discharged mainly through internal (parasitic) diode. See figure. If C_x is sufficiently large and V_{CC} falls down rapidly, there will be some possibility of damaging IC by rushing current or latch-up. If capacitance of voltage supply filter is large enough and V_{CC} falls down slowly, the rushing current is automatically limited and avoid the damaging of IC. The maximum value of forward current of parasitic diode is $\pm 20\text{mA}$. In the case of large C_x , limitation of falling down time of voltage supply is as follows


$$t_f \geq (V_{CC} - 0.7) \cdot C_x / 20\text{mA}$$

(t_f is the time from voltage supply turning off to level of voltage supply becoming $0.4 V_{CC}$)


In the case of "system is not satisfy the above condition", external CRAMPING DIODE is needed for protecting IC from rushing current. See figure.

TC74HC221P/F -

SYSTEM DIAGRAM



TIMING CHART



T-51-19

FUNCTIONAL DESCRIPTION

(1) Stand-by state

External capacitor is fully charged to V_{CC} level in stand-by state. That means, before triggering, Q_p , Q_n transistors (Connected to Rx/Cx node) are in off state. Two comparator that relate to timing of pulse, and two reference voltage supplier stops their operations. The total supply current is only leakage current.

(2) Trigger operation

Trigger is effective in following three cases. Under the condition \bar{A} INPUT is "L" level and B INPUT have falling down signal. Under the condition B INPUT is "H" level and \bar{A} INPUT has rising up signal. Under the condition \bar{A} INPUT is "L" level and B INPUT is "H" level and CLR INPUT has rising up signal. After trigger effective, comparator of C1 and C2 start operating, and Q_n transistor is turned on. Then the charge of external capacitor discharges through Q_n transistor. The voltage level of Rx/Cx node becomes lower. If voltage level of Rx/Cx falls to the internal reference voltage V_{refL} , output of comparator C1 becomes "L". That means flip-flop is reseted and Q_n transistor turns off. At that moment C1 stops but C2 continues its operating.

After turning off of Q_n transistor, the voltage of Rx/Cx starts rising with the time constant of external capacitor C_x and resistor R_x .

By triggering, output Q becomes "H" level, after some delay time of internal F/F and gate. It keeps "H" level even in the voltage level of Rx/Cx changed from falling to rising. When it reaches to the internal reference voltage V_{refH} , output of comparator C2 becomes "L" level and Q output becomes "L" and comparator C2 stops its operations. That means, after triggering the voltage level of Rx/Cx becomes V_{refH} , IC keeps its MONO STABLE STATE. In the case C_x, R_x are large enough and it could be ignored the discharge time of capacitor and delay in IC, the width of output pulse $t_w(OUT)$ is as follows.

$$t_w(OUT) = 0.70 \cdot C_x \cdot R_x$$

(3) Reset operation

\overline{CLR} is normally "H". If \overline{CLR} is "L", trigger is not effective because of Q output becomes "L" and trigger control F/F is reseted. And also transistor Q_p is turns on and C_x is charged rapidly to V_{CC} level. This means if \overline{CLR} input becomes "L", IC becomes waiting state both in operating and non-operating state.


TC74HC221P/F

T-51-19

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time (CLR Only)	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns
External Capacitor	C_x	No Limitation	F
External Resistor ($V_{CC}=2.0V$)	R_x	5K ~ 1M	Ω
($V_{CC} \geq 3.0V$)		1K ~ 1M	

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V
			4.5	3.15	-	-	3.15	-	
			6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	
			4.5	-	-	1.35	-	1.35	
			6.0	-	-	1.8	-	1.8	
High-Level Output Voltage (Q, \bar{Q} Output)	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	
			$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	
Low-Level Output Voltage (Q, \bar{Q} Output)	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	V
			$I_{OL}=4mA$	4.5	4.18	4.31	-	4.31	
			$I_{OL}=5.2mA$	6.0	5.68	5.80	-	5.63	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA
			6.0	-	-	± 0.5	-	± 5.0	
			6.0	-	-	4.0	-	40.0	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	2.0	-	40	120	-	160	μA
			4.5	-	0.1	0.3	-	0.4	
Active-State * Supply Current	$I_{CC'}$	$V_{IN}=V_{CC}$ or GND $R/C_{ext}=0.5V_{CC}$	6.0	-	0.2	0.6	-	0.8	mA
			6.0	-	-	-	-	-	

*: per Circuit

TC74HC221P/F

T-51-19

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		2.0	-	30	75	-	95	ns
	t_{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (\bar{A}, B TRIGGER-Q, \bar{Q})	t_{pLH}		2.0	-	144	280	-	350	
	t_{pHL}		4.5	-	36	56	-	70	
			6.0	-	31	48	-	60	
Propagation Delay Time ($\overline{\text{CLR}}$ TRIGGER-Q, \bar{Q})	t_{pLH}		2.0	-	164	310	-	390	
	t_{pHL}		4.5	-	41	62	-	78	
			6.0	-	35	53	-	66	
Propagation Delay Time ($\overline{\text{CLR}}$ -Q, \bar{Q})	t_{pLH}		2.0	-	108	210	-	265	
	t_{pHL}		4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Minimum Trigger Pulse Width	$t_w(H)$		2.0	-	30	75	-	95	
	$t_w(L)$		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Clear Pulse Width	$t_w(L)$		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Output Pulse Width Error. Between Circuits In same Package	Δt_{wOUT}			-	±1	-	-	-	%
Minimum Removal Time (\bar{A}, B TRIGGER)	t_{rem}		2.0	-	-	0	-	0	ns
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time ($\overline{\text{CLR}}$ TRIGGER)	t_{rem}		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Output Pulse Width (MIN.)	t_{wOUT}	Cx=0 Rx=5kΩ (V _{CC} =2V) Rx=1kΩ (V _{CC} =4.5, 6V)	2.0	-	490	1450	-	1825	
			4.5	-	190	290	-	365	
			6.0	-	170	260	-	325	
Output Pulse Width	t_{wOUT}	Cx=0.01μF Rx=10kΩ Cx=0.1μF Rx=10kΩ	2.0	72	85	98	72	98	μs
			4.5	72	80	88	72	88	
			6.0	72	80	88	72	88	ms
Input Capacitance	C_{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$			-	109	-	-	-	

Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit). Average operating current can be obtained by equation hereunder.



$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot \text{Duty}/100 + I_{CC}/2 \text{ (per monostable)}$$

(I_{CC}' : Active Supply Current, Duty: %)

T-51-19

TC74HC221P/F


SWITCHING CHARACTERISTICS TEST WAVEFORM

I_{CC}(opr.) TEST WAVEFROM

TC74HC221P/F

T-51-19

OUTPUT PULSE WIDTH CONSTANT, K-SUPPLY VOLTAGE

 $t_{wOUT} - C_x$ CHARACTERISTICS (TYP.)