SN74SSTV32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES361C - AUGUST 2001 - REVISED FEBRUARY 2003

- Member of the Texas Instruments
 Widebus™ Family
- 1-to-2 Outputs Support Stacked DDR DIMMs
- Supports SSTL_2 Data Inputs
- Outputs Meet SSTL_2 Class II Specifications
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input

- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Pinout Optimizes DIMM PCB Layout
- One Device Per DIMM Required
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV32852 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	LFBGA – GKF	Tape and reel	SN74SSTV32852GKFR	SV852

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.



SN74SSTV32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES361C - AUGUST 2001 - REVISED FEBRUARY 2003

GKF PACKAGE (TOP VIEW)



terminal assignments


	1	2	3	4	5	6
Α	Q2A	Q1A	CLK	CLK	Q1B	Q2B
В	Q3A	V_{DDQ}	GND	GND	V_{DDQ}	Q3B
С	Q5A	Q4A	V_{DDQ}	V_{DDQ}	Q4B	Q5B
D	Q7A	Q6A	GND	GND	Q6B	Q7B
Е	Q8A	GND	V_{DDQ}	V_{DDQ}	GND	Q8B
F	Q10A	Q9A	V_{DDQ}	V_{DDQ}	Q9B	Q10B
G	Q12A	Q11A	GND	GND	Q11B	Q12B
Н	Q13A	Vcc	V_{DDQ}	V_{DDQ}	Vcc	Q13B
J	Q14A	Q15A	GND	GND	Q15B	Q14B
K	Q17A	Q16A	V_{DDQ}	V_{DDQ}	Q16B	Q17B
L	Q18A	Q19A	GND	GND	Q19B	Q18B
M	Q20A	V_{DDQ}	GND	GND	V_{DDQ}	Q20B
N	Q22A	Q21A	V_{DDQ}	V_{DDQ}	Q21B	Q22B
Р	Q23A	V_{DDQ}	GND	GND	V_{DDQ}	Q23B
R	Q24A	Vcc	RESET	V _{REF}	Vcc	Q24B
Т	D2	D1	D6	D18	D13	D14
U	D4	D3	D10	D22	D15	D16
٧	D5	D7	D11	D23	D19	D17
w	D8	D9	D12	D24	D21	D20

SCES361C - AUGUST 2001 - REVISED FEBRUARY 2003

FUNCTION TABLE

	INPUTS				
RESET	CLK	CLK	D	Q	
Н	↑	\downarrow	Н	Н	
Н	\uparrow	\downarrow	L	L	
Н	L or H	L or H	Χ	Q ₀	
L	X or floating	X or floating	X or floating	L	

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} or V _{DDO}	0.5 V to 3.6 V
Input voltage range, V _I (see Notes 1 and 2)	
Output voltage range, VO (see Notes 1 and 2)	–0.5 V to V _{DDQ} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDO}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDO})	±50 mA
Continuous current through each V _{CC} , V _{DDO} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3)	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74SSTV32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES361C - AUGUST 2001 - REVISED FEBRUARY 2003

recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		V_{DDQ}		2.7	V
V_{DDQ}	Output supply voltage		2.3		2.7	V
VREF	Reference voltage (V _{REF} = V _{DDQ} /2)		1.15	1.25	1.35	V
VTT	Termination voltage		V _{REF} -40mV	V _{REF}	V _{REF} +40mV	V
VI	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs	V _{REF} +310mV			V
VIL	AC low-level input voltage	Data inputs			V _{REF} -310mV	V
VIH	DC high-level input voltage	Data inputs	V _{REF} +150mV			V
VIL	DC low-level input voltage	Data inputs			V _{REF} -150mV	V
VIH	High-level input voltage	RESET	1.7			V
V _{IL}	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V _{I(PP)}	Peak-to-peak input voltage	CLK, CLK	360			mV
ЮН	High-level output current	_			-20	mA
l _{OL}	Low-level output current				20	IIIA
TA	Operating free-air temperature	_	0		70	°C

NOTE 4: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		VCC	MIN	TYP [†]	MAX	UNIT
VIK		I _I = -18 mA		2.3 V			-1.2	V
V		I _{OH} = -100 μA		2.3 V to 2.7 V	V _{DDQ} -	0.2		V
VOH		I _{OH} = -16 mA		2.3 V	1.95			V
Voi		I _{OL} = 100 μA		2.3 V to 2.7 V			0.2	V
VOL		I _{OL} = 16 mA		2.3 V			0.35	V
IĮ	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
loo	Static standby	RESET = GND	IO = 0	2.7 V			10	μΑ
ICC	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	10 = 0	2.7 V			35	mA
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				46		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	IO = 0	2.7 V		12		μΑ/ clock MHz/ D input
rОН	Output high	I _{OH} = -20 mA		2.3 V to 2.7 V	7		20	Ω
rOL	Output low	I _{OL} = 20 mA		2.3 V to 2.7 V	7		20	Ω
	Data inputs	V _I = V _{REF} ± 310 mV			3	3.75	4.25	
Ci	CLK, CLK	V _{ICR} = 1.25 V, V _{I(PP)} = 360mV		2.5 V	3	3.5	4	pF
	RESET	V _I = V _{CC} or GND			3.5	4.35	5	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



SN74SSTV32852 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES361C - AUGUST 2001 - REVISED FEBRUARY 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =		UNIT
				MIN	MAX	
fclock	Clock frequency				200	MHz
t _W	Pulse duration, CLK, CLK high or low			2.5		ns
t _{act}	Differential inputs active time (see Note 5)				22	ns
^t inact	Differential inputs inactive time (see Note 6)				22	ns
	Setup time	Fast slew rate (see Notes 7 and 9)		0.75		no
t _{su}	Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		ns
4.	I laid time	Fast slew rate (see Notes 7 and 9)	Data after CLK↑, CLK↓	0.75		
լ ^ւ h	t _h Hold time	Slow slew rate (see Notes 8 and 9)	Data after CLK+, CLK↓	0.9		ns


- NOTES: 5. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high.
 - 6. VREF, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of tinact max, after RESET is taken
 - 7. Data signal input slew rate ≥1 V/ns
 - 8. Data signal input slew rate ≥0.5 V/ns and <1 V/ns
 - 9. CLK, CLK input slew rates are ≥1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)			V _{CC} = 2.5 V ± 0.2 V		
	(1141 01)	(6611 61)	MIN	MAX		
f _{max}			200		MHz	
^t pd	CLK and CLK	Q	1.1	3.1	ns	
^t PHL	RESET	Q		5	ns	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.


- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , input slew rate = 1 V/ns $\pm 20\%$ (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E. $V_{TT} = V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310$ mV (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. V_{IL} = V_{REF} 310 mV (ac voltage levels) for differential inputs. V_{IL} = GND for LVCMOS input.
- H. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration.
- D. Falls within JEDEC MO-205 variation DC.
- This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.



ZKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration
- D. Falls within JEDEC MO-205 variation DC.
- E. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).

MicroStar BGA is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated