

SLUSBQ0B - AUGUST 2013-REVISED AUGUST 2013

# Single-Channel High-Speed Low-Side Gate Driver (with 4-A Peak Source and Sink)

Check for Samples: UCC27517A

# FEATURES

- Low-Cost Gate-Driver Device Offering Superior Replacement of NPN and PNP Discrete Solutions
- 4-A Peak-Source and Sink Symmetrical Drive
- Ability to Handle Negative Voltages (-5 V) at Inputs
- Fast Propagation Delays (13-ns typical)
- Fast Rise and Fall Times (9-ns and 7-ns typical)
- 4.5 to 18-V Single-Supply Range
- Outputs Held Low During VDD UVLO (ensures glitch-free operation at power up and power down)
- TTL and CMOS Compatible Input-Logic Threshold (independent of supply voltage)
- Hysteretic-Logic Thresholds for High-Noise
   Immunity
- Dual Input Design (choice of an inverting (INpin) or non-inverting (IN+ pin) driver configuration)
  - Unused Input Pin can be Used for Enable or Disable Function
- Output Held Low when Input Pins are Floating
- Input Pin Absolute Maximum Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
- Operating Temperature Range of -40°C to +140°C
- 5-Pin DBV (SOT-23) Package Option

# APPLICATIONS

- Switch-Mode Power Supplies
- DC-to-DC Converters
- Companion Gate-Driver Devices for Digital-Power Controllers
- Solar Power, Motor Control, UPS
- Gate Driver for Emerging Wide Band-Gap Power Devices (such as GaN)

## DESCRIPTION


The UCC27517A single-channel, high-speed, lowside gate driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the UCC27517A is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 13 ns.

The UCC27517A device is capable of handling -5 V at input.

The UCC27517A provides 4-A source and 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.

The UCC27517A is designed to operate over a wide VDD range of 4.5 V to 18 V and wide temperature range of -40°C to 140°C. Internal Undervoltage Lockout (UVLO) circuitry on VDD pin holds output low outside VDD operating range. The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power semiconductor devices.

## TYPICAL APPLICATION DIAGRAMS





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLUSBQ0B - AUGUST 2013-REVISED AUGUST 2013

## **DESCRIPTION (CONTINUED)**

UCC27517A features a dual input design which offers flexibility of implementing both inverting (IN- pin) and noninverting (IN+ pin) configurations with the same device. Either the IN+ or IN- pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable function. For safety purpose, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when input pins are in floating condition. Hence the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.

The input pin threshold of the UCC27517A device is based on TTL and CMOS compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMA	TION <sup>(1)(2)</sup>
------------------	------------------------

PART NUMBER	PACKAGE	PEAK CURRENT (SOURCE/SINK)	INPUT THRESHOLD LOGIC	$\begin{array}{c} \text{OPERATING} \\ \text{TEMPERATURE RANGE,} \\ \text{T}_{\text{A}} \end{array}$
UCC27517ADBV	SOT-23 5 pin	4-A/4-A (Symmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage)	-40°C to 140°C

(1) For the most current package and ordering information, see Package Option Addendum at the end of this document.

(2) All packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations. DRS package is rated MSL level 2.

Table 1.	UCC27517A	Product	Summary
----------	-----------	---------	---------

PART NUMBER	PACKAGE	PEAK CURRENT (SOURCE/SINK)	INPUT THRESHOLD LOGIC
UCC27517ADBV	SOT-23, 5 pin	4-A/4-A (Symmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage)

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)(3)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range	VDD	-0.3	20	
	DC	-0.3	VDD + 0.3	V
OUT voltage	Repetitive pulse less than 200 ns <sup>(4)</sup>	-2	VDD + 0.3	
Output continuous current	I <sub>OUT_DC</sub> (source/sink)		0.3	А
Output pulsed current (0.5 µs)	I <sub>OUT_pulsed</sub> (source/sink)		4	
IN+, IN- <sup>(5)</sup>		-5	20	
ESD	Human Body Model, HBM		4000	V
ESD	Charged Device Model, CDM		1000	
Operating virtual junction temperature range, $T_J$		-40	150	
Storage temperature range, T <sub>STG</sub>		-65	150	°C
	Soldering, 10 sec.		300	
Lead temperature	Reflow		260	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.

(3) These devices are sensitive to electrostatic discharge; follow proper device-handling procedures.

(4) Values are verified by characterization on bench.

(5) Maximum voltage on input pins is not restricted by the voltage on the VDD pin.

#### THERMAL INFORMATION

		UCC27517A	
	THERMAL METRIC <sup>(1)</sup>	SOT-23 DBV	UNITS
		5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	217.6	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	85.8	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	44.0	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	4.0	C/VV
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	43.2	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

#### NOTE

Under identical power dissipation conditions, the DRS package will allow to maintain a lower die temperature than the DBV.  $\theta_{JA}$  metric should be used for comparison of power dissipation capability between different packages (Refer to the APPLICATION INFORMATION Section).

www.ti.com

#### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	MIN	ТҮР	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-40		140	°C
Input voltage, IN+ and IN-	0		18	V

## **ELECTRICAL CHARACTERISTICS**

VDD = 12 V,  $T_A = T_J = -40^{\circ}$ C to 140°C, 1-µF capacitor from VDD to GND. Currents are positive into, negative out of the specified terminal.

PARAMETER		TEST CONDIT	ION	MIN	TYP	MAX	UNITS	
BIAS C	urrents			u				
			IN+ = VDD, IN- = GND	40	100	160		
I <sub>DD(off)</sub>	Startup current	Startup current VDD = 3.4 V	IN+ = IN- = GND or IN+ = IN- = VDD	25	75	145	μA	
			IN+ = GND, IN- = VDD	20	60	115	L	
Under V	/oltage Lockout (UVLO)							
.,		T <sub>A</sub> = 25°C		3.91	4.20	4.5		
V <sub>ON</sub>	Supply start threshold	$T_{A} = -40^{\circ}C$ to 1	40°C	3.70	4.20	4.65		
V <sub>OFF</sub>	Minimum operating voltage after supply start			3.45	3.9	4.35	V	
V <sub>DD_H</sub>	Supply voltage hysteresis			0.2	0.3	0.5		
Inputs (	(IN+, IN-)							
V <sub>IN_H</sub>	Input signal high threshold	Output high for Output low for			2.2	2.4		
V <sub>IN_L</sub>	Input signal low threshold	Output low for Output high for	Dutput low for IN+ pin, Dutput high for IN- pin		1.2		V	
V <sub>IN_HYS</sub>	Input signal hysteresis							
Source/	Sink Current							
I <sub>SRC/SNK</sub>	Source/sink peak current <sup>(1)</sup>	C <sub>LOAD</sub> = 0.22 μ	F, F <sub>SW</sub> = 1 kHz		-4/+4		А	
Outputs	s (OUT)							
V <sub>DD</sub> -	High output voltage	VDD = 12 V I <sub>OUT</sub> = -10 mA			50	90		
V <sub>OH</sub>	Thigh output voltage	VDD = 4.5 V I <sub>OUT</sub> = -10 mA			60	130	mV	
V		VDD = 12 I <sub>OUT</sub> = 10 mA			5	10	IIIV	
V <sub>OL</sub>	Low output voltage	VDD = 4.5 V I <sub>OUT</sub> = 10 mA			6	12	12	
D	Output pullup	VDD = 12 V I <sub>OUT</sub> = -10 mA			5.0	7.5		
R <sub>OH</sub>	resistance <sup>(2)</sup>	VDD = 4.5 V I <sub>OUT</sub> = -10 mA			5.0	11.0	Ω	
D	Output pulldown	VDD = 12 V I <sub>OUT</sub> = 10 mA			0.5	1.0	12	
R <sub>OL</sub>	resistance	VDD = 4.5 V $I_{OUT} = 10 mA$			0.6	1.2	I	

(1) Ensured by Design.

(2) R<sub>OH</sub> represents on-resistance of P-Channel MOSFET in pull-up structure of the UCC27517A's output stage.



www.ti.com

# ELECTRICAL CHARACTERISTICS (continued)

VDD = 12 V,  $T_A = T_J = -40^{\circ}$ C to 140°C, 1-µF capacitor from VDD to GND. Currents are positive into, negative out of the specified terminal.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS
Switch	hing Time					
	Rise time <sup>(3)</sup>	VDD = 12 V C <sub>LOAD</sub> = 1.8 nF		8	12	
t <sub>R</sub>	Rise time	VDD = 4.5 V C <sub>LOAD</sub> = 1.8 nF		16	22	
	Fall time <sup>(3)</sup>	VDD = 12 V C <sub>LOAD</sub> = 1.8 nF		7	11	
t <sub>F</sub>		VDD=4.5V C <sub>LOAD</sub> = 1.8 nF		7	11	20
	IN+ to output propagation	VDD = 12 V 5-V input pulse $C_{LOAD}$ = 1.8 nF	4	13	23	ns
t <sub>D1</sub>	delay <sup>(3)</sup>	VDD = 4.5 V 5-V input pulse $C_{LOAD}$ = 1.8 nF	4	15	26	
+	IN- to output propagation	VDD = 12 V C <sub>LOAD</sub> = 1.8 nF	4	13	23	
t <sub>D2</sub>	delay <sup>(3)</sup>	VDD = 4.5 V C <sub>LOAD</sub> = 1.8 nF	4	19	30	

(3) See timing diagrams in Figure 1, Figure 2, Figure 3 and Figure 4.





Figure 1. Non-Inverting Configuration (PWM Input to IN+ pin (IN- pin tied to GND))



SLUSBQ0B - AUGUST 2013-REVISED AUGUST 2013

High INPUT (IN- pin) Low High IN+ pin Low 90% OUTPUT 10% t\_{b2} t, t\_{b2} t,






Figure 3. Enable and Disable Function Using IN+ Pin (Enable and disable signal applied to IN+ pin, PWM input to IN- pin)




Figure 4. Enable and Disable Function Using IN- Pin (Enable and disable signal applied to IN- pin, PWM input to IN+ pin)


6




#### www.ti.com

#### **DEVICE INFORMATION**

UCC27517A Functional Block Diagram





#### TERMINAL FUNCTIONS

TERM	IINAL	I/O	FUNCTION	
PIN NUMBER	NAME			
1	VDD	I	Bias supply input.	
2	GND	-	<b>Ground.</b> All signals reference to this pin. For the UCC27516, TI recommends to connect pin 2 and pin 3 on PCB as close to the device as possible.	
3	IN+	I	<b>Non-inverting input.</b> When the driver is used in inverting configuration, connect IN+ to VDD in order to enable output, OUT held LOW if IN+ is unbiased or floating	
4	IN-	I	<b>Inverting input.</b> When the driver is used in non-inverting configuration, connect IN- to GND in order to enable output, OUT held LOW if IN- is unbiased or floating	
5	OUT	0	Sourcing/Sinking current output of driver.	


#### Table 2. Device Logic Table

IN+ PIN	IN- PIN	OUT PIN
L	L	L
L	Н	L
Н	L	Н
Н	Н	L
x <sup>(1)</sup>	Any	L
Any	x <sup>(1)</sup>	L


(1) x = Floating Condition


Texas Instruments

www.ti.com









#### **APPLICATION INFORMATION**

#### Introduction

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power-semiconductor devices. Further, gate drivers are indispensable when there are times that the PWM controller cannot directly drive the gates of the switching devices. With advent of digital power, this situation is often encountered since the PWM signal from the digital controller is often a 3.3-V logic signal, which is not capable of effectively turning on a power switch. A level-shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Because traditional buffer-drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter-follower configurations, lack level-shifting capability, the circuits prove inadequate with digital power. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate-charge power losses into itself. Finally, emerging wide-bandgap power-device technologies, such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving very special requirements in terms of gate-drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays and availability in compact, low-inductance packages with good thermal capability. In summary gate-driver devices are extremely important components in switching power combining benefits of high-performance, low cost, component count and board space reduction with a simplified system design.

Texas

Instruments

www.ti.com



#### UCC27517A Summary

The UCC27517A gate driver represents Texas Instruments' latest generation of single-channel low-side highspeed gate-driver devices featuring high-source/sink current capability, industry best-in-class switching characteristics and a host of other features (Table 4), all of which combine to ensure efficient, robust, and reliable operation in high-frequency switching power circuits.

Table 3. UCC27517A	Summary
--------------------	---------

PART NUMBER	PACKAGE	PEAK CURRENT (SOURCE/SINK)	INPUT THRESHOLD LOGIC		
UCC27517ADBV	SOT-23, 5 pin	4-A/4-A (Symmetrical Drive)	CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage)		

FEATURE	BENEFIT
High Source/Sink Current Capability 4 A/4 A (Symmetrical)	High current capability offers flexibility in employing the UCC27517A to drive a variety of power switching devices at varying speeds
Best-in-class 13-ns (typ) Propagation delay	Extremely low-pulse transmission distortion
Expanded VDD Operating range of 4.5 V to 18 V	Flexibility in system design
Expanded Operating Temperature range of -40°C to 140°C (See table)	Low VDD operation ensures compatibility with emerging wide- bandgap power devices such as GaN
VDD UVLO Protection	Outputs are held low in UVLO condition, which ensures predictable glitch-free operation at power up and power down
Outputs held low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Ability of input pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture
CMOS/TTL compatible input threshold logic with wide hysteresis in UCC27517A	Enhanced noise immunity, while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power
CMOS input threshold logic in UCC27518/9 (VIN_H – 70% VDD, VIN_L – 30% VDD)	Well suited for slow input-voltage signals, with flexibility to program delay circuits (RCD)
Ability to handle -5 V <sub>DC</sub> at input pins	Increased robustness in noisy envirnments

#### Table 4. UCC27517A Features and Benefits

www.ti.com

#### **Typical Application Diagram**

Typical application diagrams of the UCC27516 and UCC27517A devices are shown below illustrating use in noninverting and inverting driver configurations.

#### Q1 UCC27517A 4.5 V to 18 V R1 V+ 1 VDD OUT 5 C1 2 GND IN+ 3 IN+ IN-4

**Non-Inverting Input** 

Figure 19. Using Non-Inverting Input (IN- is grounded to the enable output)

**Inverting Input** 




Figure 20. Using Inverting Input (IN+ is tied to VDD enable output)



#### www.ti.com

#### **VDD and Undervoltage Lockout**

The UCC27517A has internal Undervoltage Lockout (UVLO) protection feature on the VDD-pin supply-circuit blocks. Whenever the driver is in UVLO condition (for example when  $V_{DD}$  voltage is less than  $V_{ON}$  during power up and when  $V_{DD}$  voltage is less than  $V_{OFF}$  during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 4.2 V with 300-mV typical hysteresis. This hysteresis helps prevent chatter when low  $V_{DD}$ -supply voltages have noise from the power supply and also when there are droops in the VDD-bias voltage when the system commences switching and there is a sudden increase in  $I_{DD}$ . The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging GaN wide-bandgap power-semiconductor devices.

For example, at power up, the UCC27517A driver output remains LOW until the  $V_{DD}$  voltage reaches the UVLO threshold. The magnitude of the OUT signal rises with  $V_{DD}$  until steady-state  $V_{DD}$  is reached. In the non-inverting operation (PWM signal applied to IN+ pin) shown below, the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. In the inverting operation (PWM signal applied to IN- pin) shown below the output remains LOW until the UVLO threshold is reached, and then the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input. In both cases, the unused input pin must be properly biased to enable the output. Note that in these devices the output turns to high-state only if IN+ pin is high and IN- pin is low after the UVLO threshold is reached.

Because the driver draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface-mount components is highly recommended. A 0.1- $\mu$ F ceramic capacitor should be located as close as possible to the VDD to GND pins of the gate driver. In addition, a larger capacitor (such as 1  $\mu$ F) with relatively low ESR should be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.




Figure 21. Power-Up (Non-Inverting Drive)




Figure 22. Power-Up (Inverting Drive)

#### **Operating Supply Current**

The UCC27517A features very low quiescent  $I_{DD}$  currents. The typical operating-supply current in Undervoltage-Lockout (UVLO) state and fully-on state (under static and switching conditions) are summarized in Figure 5, Figure 6 and Figure 7. The  $I_{DD}$  current when the device is fully on and outputs are in a static state (DC high or DC low, refer Figure 7) represents lowest quiescent  $I_{DD}$  current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent  $I_{DD}$  current, the average  $I_{OUT}$  current due to switching and finally any current related to pullup resistors on the unused input pin. For example when the inverting input pin is pulled low additional current is drawn from VDD supply through the pull-up resistors (refer to DEVICE INFORMATION for the device Block Diagram). Knowing the operating frequency ( $f_{SW}$ ) and the MOSFET gate ( $Q_G$ ) charge at the drive voltage being used, the average  $I_{OUT}$  current can be calculated as product of  $Q_G$  and  $f_{SW}$ .

A complete characterization of the IDD current as a function of switching frequency at different VDD bias voltages under 1.8-nF switching load is provided in Figure 15. The strikingly-linear variation and close correlation with theoretical value of average  $I_{OUT}$  indicates negligible shoot-through inside the gate-driver device attesting to the high-speed characteristics of  $I_{OUT}$ .



#### Input Stage

The input pins of the UCC27517A are based on a TTL/CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typ high threshold = 2.2 V and typ low threshold = 1.2 V, the logic-level thresholds can be conveniently driven with PWM-control signals derived from 3.3-V and 5-V digital-power controllers. Wider hysteresis (typ 1 V) offers enhanced noise immunity compared to traditional TTL-logic implementations, where the hysteresis is typically less than 0.5 V. These devices also feature tight control of the input-pin threshold-voltage levels which eases system-design considerations and ensures stable operation across temperature. The very low input capacitance on these pins reduces loading and increases switching speed.

The device features an important safety function wherein, whenever any of the input pins are in a floating condition, the output of the respective channel is held in the low state. This is achieved using VDD-pullup resistors on all the inverting inputs (IN- pin) or GND-pulldown resistors on all the non-inverting input pins (IN+ pin), (refer to DEVICE INFORMATION for the device Block Diagram).

The device also features a dual-input configuration with two input pins available to control the state of the output. The user has the flexibility to drive the device using either a non-inverting input pin (IN+) or an inverting input pin (IN-). The state of the output pin is dependent on the bias on both the IN+ and IN- pins. Refer to the input/output logic truth table (Table 2) and the Typical Application Diagrams, (Figure 19 and Figure 20), for additional clarification.

Once an input pin has been chosen for PWM drive, the other input pin (the *unused* input pin) must be properly biased in order to enable the output. As mentioned earlier, the *unused* input pin cannot remain in a floating condition because, whenever any input pin is left in a floating condition, the output is disabled for safety purposes. Alternatively, the *unused* input pin can effectively be used to implement an enable/disable function, as explained below.

- In order to drive the device in a non-inverting configuration, apply the PWM-control input signal to IN+ pin. In this case, the *unused* input pin, IN-, must be biased low (eg. tied to GND) in order to enable the output.
  - Alternately, the IN- pin can be used to implement the enable/disable function using an external logic signal. OUT is disabled when IN- is biased high and OUT is enabled when IN- is biased low.
- In order to drive the device in an inverting configuration, apply the PWM-control input signal to IN- pin. In this case, the *unused* input pin, IN+, must be biased high (eg. tied to VDD) in order to enable the output.
  - Alternately, the IN+ pin can be used to implement the enable/disable function using an external logic signal. OUT is disabled when IN+ is biased low and OUT is enabled when IN+ is biased high.
- Finally, note that the output pin is driven into a high state *only* when IN+ pin is biased high and IN- input is biased low.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly-varying input signals, especially in situations where the device is located in a mechanical socket or PCB layout is not optimal:

- High dl/dt current from the driver output coupled with board layout parasitics causes ground bounce. Because
  the device features just one GND pin, which may be referenced to the power ground, the differential voltage
  between input pins and GND is modified and triggers an unintended change of output state. Because of fast
  13-ns propagation delay, high-frequency oscillations ultimately occur, which increases power dissipation and
  poses risk of damage.
- 1-V input-threshold hysteresis boosts noise immunity compared to most other industry-standard drivers.
- In the worst case, when a slow input signal is used and PCB layout is not optimal, adding a small capacitor (1 nF) between input pin and ground very close to the driver device is necessary. This helps to convert the differential mode noise with respect to the input-logic circuitry into common-mode noise and avoid unintended change of output state.

If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate-driver device package and transferring the gate driver into the external resistor.



#### **Enable Function**

As mentioned earlier, an enable/disable function is easily implemented in the UCC27517A using the *unused* input pin. When IN+ is pulled down to GND or IN- is pulled down to VDD, the output is disabled. Thus IN+ pin is used like an enable pin that is based on active-high logic, while IN- can be used like an enable pin that is based on active-low logic.

#### Output Stage

The UCC27517A is capable of delivering 4-A source, 4-A sink (symmetrical drive) at VDD = 12 V. The output stage of the UCC27517A device is illustrated in Figure 23. The UCC27517A features a unique architecture on the output stage which delivers the highest peak-source current when most needed during the Miller-plateau region of the power-switch turnon transition (when the power-switch drain/collector voltage experiences dV/dt). The device output stage features a hybrid pullup structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate-driver device delivers a brief boost in the peak-sourcing current enabling fast turnon.




Figure 23. UCC27517A Gate Driver Output Structure

The R<sub>OH</sub> parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and is representative of the on-resistance of the P-Channel device only, since the N-Channel device is turned on only during output change of state from low to high. Thus the effective resistance of the hybrid pullup stage is much lower than what is represented by R<sub>OH</sub> parameter. The pulldown structure is composed of a N-Channel MOSFET only. The R<sub>OL</sub> parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of true impedance of the pulldown stage in the device. In the UCC27517A, the effective resistance of the hybrid pullup structure is approximately 1.4 × R<sub>OL</sub>.

The driver-output voltage swings between VDD and GND providing rail-to-rail operation because of the MOS output stage which delivers very low dropout. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky-diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

**Power Dissipation** 

 $P_{DISS} = P_{DC} + P_{SW}$ 

#### 16 Submit Documentation Feedback

Product Folder Links: UCC27517A

The DC portion of the power dissipation is  $P_{DC} = I_Q \times VDD$  where  $I_Q$  is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through etc). The UCC27517A features very low quiescent currents (less than 1 mA, refer Figure 7) and contains internal logic to eliminate any shoot-through in the output-driver stage. Thus the effect of the  $P_{DC}$  on the total power dissipation within the gate driver can be safely assumed to be negligible.

The power dissipated in the gate-driver package during switching (P<sub>SW</sub>) depends on the following factors:

Power dissipation of the gate driver has two portions as shown in Equation 1.

- Gate charge required of the power device (usually a function of the drive voltage V<sub>G</sub>, which is very close to input bias supply voltage VDD due to low V<sub>OH</sub> drop-out).
- Switching frequency.
- Use of external-gate resistors.

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly easy. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 2.

$$E_{G} = \frac{1}{2}C_{LOAD}V_{DD}^{2}$$

Where

- C<sub>LOAD</sub> is load capacitor
- V<sub>DD</sub> is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by Equation 3.

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW}$$

where

• *f*<sub>SW</sub> is the switching frequency

(3)

(2)



(1)



#### SLUSBQ0B - AUGUST 2013-REVISED AUGUST 2013

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power that must be dissipated when charging a capacitor. This is done by using the equation,  $Q_G = C_{LOAD} \times V_{DD}$ , to provide the following equation for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{SW} = Q_{g} V_{DD} f_{SW}$$

This power  $P_G$  is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on or turned off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated in Equation 5.

$$P_{SW} = 0.5 \times Q_{G} \times VDD \times f_{SW} \times \left(\frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}}\right)$$

where

- R<sub>OFF</sub> = R<sub>OL</sub>
- $R_{ON}$  (effective resistance of pull-up structure) = 1.4 x  $R_{OL}$

(5)



www.ti.com

#### Low Propagation Delays

The UCC27517A features best-in-class input-to-output propagation delay of 13 ns (typ) at VDD = 12 V. This promises the lowest level of pulse-transmission distortion available from industry-standard gate-driver devices for high-frequency switching applications. As seen in Figure 14, there is very little variation of the propagation delay with temperature and supply voltage as well, offering typically less than 20-ns propagation delays across the entire range of application conditions.

#### **Thermal Information**

The useful range of a driver is greatly affected by the drive-power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the THERMAL INFORMATION section of the datasheet. For detailed information regarding the thermal information table, please refer to the Application Note from Texas Instruments entitled *IC Package Thermal Metrics* (SPRA953).

The UCC27517A is offered in SOT-23, 5-pin package (DBV). The THERMAL INFORMATION table summarizes the thermal performance metrics related to the package.  $\theta_{JA}$  metric should be used for comparison of power dissipation between different packages. The  $\psi_{JT}$  and  $\psi_{JB}$  metrics should be used when estimating the die temperature during actual application measurements.

The DBV package heat removal occurs primarily through the leads of the device and the PCB traces connected to the leads.



Page

#### www.ti.com

#### **PCB** Layout

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27517A gate driver incorporates short-propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of the power switch to facilitate voltage transitions very quickly. At higher VDD voltages, the peak-current capability is even higher (4-A/4-A peak current is at VDD = 12 V). Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to the power device in order to minimize the length of highcurrent traces between the output pins and the gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high-peak current being drawn from VDD during turnon of power MOSFET. The use of low inductance SMD components such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current-loop paths (driver device, power MOSFET and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High dl/dt is established in these loops at two instances – during turnon and turnoff transients, which will induce significant voltage transients on the output pin of the driver device and gate of the power switch.
- Wherever possible parallel the source and return traces, taking advantage of flux cancellation.
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch or the ground of PWM controller at one, single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.
- In noisy environments, tying the unused input pin of the UCC27517A to VDD (in case of IN+) or GND (in case
  of IN-) using short traces in order to ensure that the output is enabled and to prevent noise from causing
  malfunction in the output is necessary.

#### **REVISION HISTORY**

# Changes from Revision A (August 2013) to Revision B



30-Aug-2013

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•		Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
UCC27517ADBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	517A	Samples
UCC27517ADBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 140	517A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

30-Aug-2013

#### OTHER QUALIFIED VERSIONS OF UCC27517A :

• Automotive: UCC27517A-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27517ADBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
UCC27517ADBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Aug-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27517ADBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
UCC27517ADBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - This drawing is subject to change without notice. Β.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
  - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated