TLV4120 HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

- High Output Current Differential Drive . . . >200 mA
- Rail-To-Rail Output
- Unity-Gain Bandwidth . . . 2.4 MHz
- Slew Rate . . . 1.5 V/μs
- Supply Current . . . 1.4 mA
- Supply Voltage Range . . . 2.7 V to 5.5 V
- Specified Temperature Range:
 - $-T_A = -40$ °C to 85°C . . . Industrial Grade

description

The TLV4120 single supply operational differential amplifier provides a differential output current in excess of 200 mA at 5 V. This enables the amplifier to be used as high current line drivers, buffers, or coil driver applications. The TLV4120 has a shutdown feature that reduces the supply current down to 6 μ A when the amplifier is not active in the application.


The TLV4120 is available in the ultrasmall MSOP PowerPAD™ package, which offers the exceptional thermal impedance required for amplifiers delivering high current levels.

AVAILABLE OPTIONS

т.	DEVICE	NUMBER OF	PACKAGE TYPES	SYMBOL	SHUTDOWN
'A	DEVICE	CHANNELS	MSOP (DGN)†	STWIBOL	SHOTDOWN
-40°C to 85°C	TLV4120	1	TLV4120IDGN	xxTIAHU	Yes

This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV4120IDGNR).

functional block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



TLV4120 HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)		
Differential input voltage, V _{ID}		±V _{DD}
Input voltage range, V _I		±V _{DD}
Output current,IO (see Note 2)		800 mA
Continuous /RMS output current, IO (each output of amplifier):	$T_J \le 105^{\circ}C$	350 mA
	T _{.J} ≤ 150°C	110 mA
Peak output current, I_O (each output of amplifier: $T_J \le 105^{\circ}C$		500 mA
T _{.1} ≤ 150°C		155 mA
Continuous total power dissipation		
Operating free-air temperature range, T _A : I suffix		–40°C to 85°C
Maximum junction temperature, T _J		150°C
Storage temperature range, T _{Stq}		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to GND.

2. To prevent permanent damage the die temperature must not exceed the maximum junction temperature.

DISSIPATION RATING TABLE

PACKAGE	θJC	θJA	T _A ≤ 25°C	T _A = 85°C
	(°C/W)	(°C/W)	POWER RATING	POWER RATING
DGN (8)‡	4.7	52.7	2.37 W	1.23 W

[‡] See The Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of the before mentioned document.

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V _{DD}		2.7	5.5	V
Common-mode input voltage range, VICR		0.5	V _{DD} -0.5	V
Operating free-air temperature, TA	I-suffix	-40	85	°C
	V(on)		<v<sub>DD/3</v<sub>	V
Shutdown turnon/off voltage level§	V(off)	>V _{DD} ×0.75		V

§ Relative to GND



electrical characteristics at recommend operating conditions, V_{DD} = 2.7 V and 5 V (unless otherwise noted)

dc performance

	PARAMETER	TEST C	TEST CONDITIONS		MIN	TYP	MAX	UNITS
\/\c	Input offset voltage	V-0 - V-5/2	$V_O = V_{DD}/2$,	25°C		100	3000	\/
VIO	input onset voltage	$V_{IC} = V_{DD}/2,$	$R_S = 50 \Omega$	Full range			4000	μV
		V _{DD} = 2.7 V,	$V_{IC} = 0.5 \text{ to } 2.2 \text{ V},$	25°C	69	95		
CMRR	Common-mode rejection ratio	1_		Full range	66			dB
CWIKK			25°C	71	95		uБ	
		$R_S = 50 \Omega$		Full range	68			
		$V_{DD} = 2.7 \text{ V},$	R _I =100 Ω	25°C	80	85		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	AVD Large-signal differential voltage		K[=100 s2	Full range	70			dB
AVD					90	95		uБ
		$V_{O(PP)}=3 V$, $V_{IC}=V_{DD}/2$	R _L =100 Ω	Full range	80			

[†] Full range is –40°C to 85°C for I suffix.

input characteristics

	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNITS
	land offer at a company		25°C		0.3	60	
Input offset current Vic	$V_{IC} = V_{DD}/2$ $V_{O} = V_{DD}/2$, $R_{S} = 50 \Omega$	Full range			300	- ^	
		25°C		0.3	60	pΑ	
lΒ	Input bias current		Full range			300	
r _{i(d)}	Differential input resistance		25°C		1000		GΩ
CIC	Common-mode input capacitance	f = 100 Hz	25°C		5		pF
	V _{DD} /2 biasing resistors		25°C		500		kΩ
	Amplifier A2's gain resistors		25°C		20		kΩ

[†] Full range is –40°C to 85°C for I suffix.



TLV4120 HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V and 5 V (unless otherwise noted) (continued)

output characteristics

PARAMETER		TEST CONDITION	ONS	T _A †	MIN	TYP	MAX	UNITS
			10.1 - 10 mA	25°C	2.6	2.67		
		V== = 2.7 \ \ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	$I_{OH} = -10 \text{ mA}$	Full range	2.58			1
		$V_{DD} = 2.7 \text{ V}, V_{IC} = V_{DD}/2$	100 mA	25°C	2.35	2.4		
			I _{OH} =–100 mA	Full range	2.3			
V	High-level output voltage		10.1 - 10.mA	25°C	4.9	4.96		V
VOH	nigri-level output voltage		$I_{OH} = -10 \text{ mA}$	Full range	4.88			v
		V==	100 m A	25°C	4.7	4.8		
		$V_{DD} = 5 \text{ V}, V_{IC} = V_{DD}/2$	$I_{OH} = -100 \text{ mA}$	Full range	4.65			
			J =	25°C	4.45	4.55		1
			$I_{OH} = -200 \text{ mA}$	Full range	4.38			
		V _{DD} = 2.7 V , V _{IC} = V _{DD} /2	1 40 1	25°C		0.03	0.1	
			$I_{OL} = 10 \text{ mA}$	Full range			0.12	
			-	25°C		0.3	0.4	
			I _{OL} = 100 mA	Full range			0.5	
\/~.	Low lovel output voltoge		la: 10 m/s	25°C		0.03	0.1	v
VOL	Low-level output voltage		$I_{OL} = 10 \text{ mA}$	Full range			0.12	V
		V== = 5 \	la. – 100 mA	25°C		0.2	0.3	
		$V_{DD} = 5 \text{ V}, V_{IC} = V_{DD}/2$	$I_{OL} = 100 \text{ mA}$	Full range			0.35	
			Ja. 200 mA	25°C		0.5	0.55	
			I _{OL} = 200 mA	Full range			0.62	
	Output oursent	Managered at 0.5 \/ from == ::	V _{DD} = 2.7 V	2500		320		A
Ю	Output current	Measured at 0.5 V from rail $V_{DD} = 5 \text{ V}$		25°C		200		mA

[†] Full range is-40°C to 85°C for I suffix.

power supply

	DADAMETED	TEST COMPITIONS	т.	MAINI	TVD	BAAV	LINUTC
	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNITS
	Supply current	$V_O = V_{DD}/2$, SHDN = $<$ Vdd/3 V	25°C		1.4	1.7	mA
'DD	Зирріу сипені	VO = VDD/2, 3HDN = < Vdd/3 V	Full range			2.3	IIIA
		$V_{DD} = 2.7 \text{ to } 3.3 \text{ V},$	25°C	80	94		
PSRR	Dower cumply rejection ratio (AV / AV/)	V _{IC} = V _{DD} /2 V, No load	Full range	75			dB
FSKK	Power supply rejection ratio (ΔV _{DD} / ΔV _{IO})	V _{DD} =2.7 to 5 V,	25°C	70	84		uБ
		V _{IC} = V _{DD} /2 V, No load	Full range	65			

[†] Full range is –40°C to 85°C for I suffix.



electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V and 5 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST COND	ITIONS	T _A †	MIN	TYP	MAX	UNITS				
GBWP	Gain bandwidth product	R _L =100 Ω	C _L =10 pF	25°C		2.4		MHz				
			V _{DD} = 2.7 V	25°C	0.75	1.48						
SR	Clausesta at unity gain	$R_L = 100 \Omega$,	$R_L = 100 \Omega$,	$V_{O}(pp) = V_{DD/2},$ $R_{L} = 100 \Omega,$ $C_{L} = 50 pF$	$R_{I} = 100 \Omega$	$R_L = 100 \Omega$,	$V_{\text{O}}(pp) = V_{\text{DD}/2},$ $V_{\text{DD}} = 2.7 \text{ V}$	Full range	0.5			1////
SK	Slew rate at unity gain						LC. FO »F	V=== =	25°C	0.9	1.57	
			$V_{DD} = 5 V$	Full range	0.65							
φМ	Phase margin	D: 400.0	C: 10 pF	25°C		60						
	Gain margin	$R_L = 100 \Omega$,	$C_L = 10 pF$	25°C		20		dB				
٧n	Input noise voltage	f = 10 kHz		25°C		10		nV/√ Hz				

[†]Full range is –40°C to 85°C for I suffix.

shutdown characteristics

PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNITS
In a course of Cumply ourrent in chutdour mode	011011 1/11 0 75	25°C		6	12	4
IDD(SHDN) Supply current in shutdown mode	SHDN > Vdd \times 0.75	Full range			50	μΑ

[†] Full range is -40°C to 85°C for I suffix.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
Voн	High-level output voltage	vs High-level output current	1, 3
VOL	Low-level output voltage	vs Low-level output current	2, 4
ZO	Output impedance	vs Frequency	5
PO	Output power	vs Load resistance	6
I _{DD}	Supply current	vs Supply voltage	7
PSRR	Power supply rejection ratio	vs Frequency	8
A _{vd}	Differential voltage amplification and phase	vs Frequency	9
	Phase margin	vs Capacitive load	10
	Slew rate	vs Free-air temperature	11
	Siew rate	vs Supply voltage	12
	Total harmonic distortion + noise	vs Frequency	13
	Inverting large-signal pulse response	vs Time	14
	Inverting small-signal pulse response	vs Time	15
IDD(SHDN)	Shutdown supply current	vs Free-air temperature	16
I _{DD(SHDN)}	Shutdown supply current	vs Supply voltage	17
	Shutdown mode pulse response	vs Time	18

TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE VS HIGH-LEVEL OUTPUT CURRENT 2.7 V_O = Positive & Negative - High-Level Output Voltage - V $V_{DD} = 2.7 \text{ V}$ 2.4 2.1 1.8 1.5 1.2 0.9 T_A = 25°C 0.6 $T_A = 0$ °C νон 0.3 -40°C T_A = 85°C 50 100 150 200 250 300 350 400 450

IOH - High-Level Output Current - mA

Figure 1






Figure 4

LOW-LEVEL OUTPUT VOLTAGE




Figure 2





Figure 5

HIGH-LEVEL OUTPUT VOLTAGE



IOH - High-Level Output Current - mA

Figure 3

OUTPUT POWER





Figure 6



SUPPLY CURRENT

Figure 7

POWER SUPPLY REJECTION RATIO





Figure 8




TYPICAL CHARACTERISTICS


DIFFERENTIAL VOLTAGE AMPLIFICATION



SLEW RATE



TOTAL HARMONIC DISTORTION + NOISE



PHASE MARGIN vs CAPACITIVE LOAD





Figure 10

SLEW RATE



INVERTING LARGE-SIGNAL PULSE RESPONSE




Figure 14

HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

TYPICAL CHARACTERISTICS

INVERTING SMALL-SIGNAL PULSE RESPONSE




Figure 15

SHUTDOWN SUPPLY CURRENT




Figure 17

SHUTDOWN SUPPLY CURRENT




Figure 16
SHUTDOWN MODE PULSE RESPONSE




Figure 18



APPLICATION INFORMATION

differential output drive

The TLV4120 is two amplifiers arranged to produce high output current differential drive. The first amplifier, A1, is an operational amplifier, with both inputs uncommitted. This enables the first amplifier to be configured as an inverting amplifier, a noninverting amplifier, or even a difference amplifier. The second amplifier, A2, is internally configured as an inverting amplifier and biased about $V_{DD}/2$.




Figure 19

This approach makes a simple solution to single-ended to differential drive or even differential to differential drive.

When using the TLV4120 to drive heavy differential loads, care must be taken not to saturate the output of the first amplifier, as the second amplifier will produce a mirror image (about $V_{DD}/2$) of the first amplifier's output. This can lead to asymmetrical differential output swings.

This differential output drive configuration is ideal for low frequency high current drive applications, such as line drivers, driving LVDTs.

APPLICATION INFORMATION

Figure 20 shows the TLV4120 amplifier driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the load means that as one side is slewing up, the other side is slewing down, and vice versa. This doubles the voltage swing on the load as compared to a ground-referenced load, quadrupling the power delivered to the load.




Figure 20. Bridge-Tied Load Configuration

component selection




Figure 21. Driving a Capacitive Load



APPLICATION INFORMATION

gain setting resistors, RF and RS

The differential gain for the TLV4120, with A1 configured as an inverter, is set by resistors R_F and R_S using the following equation:

DiffGain =
$$-2 \times \left(\frac{R_F}{R_S}\right)$$

The differential gain for the TLV4120, with A1 in a noninverting configuration, is set by resistors R_F and R_S using the following equation:

DiffGain =
$$2 \times \left(1 + \frac{R_F}{R_S}\right)$$

Differential drive operation brings about the factor 2 in the gain equation due to amplifier A2, configured as an inverter, mirroring the voltage swing across the load.

Given that the TLV4120 is a MOS amplifier, the input impedance is very high; consequently input bias currents in most cases will not generally be a concern (see offset voltage application section). However, the noise in the circuit will increase as R_F increases. Typical values for R_F will range between 5 k Ω and 20 k Ω .

Large values of feedback resistor, R_F , at low gains can cause instability due to the pole caused by the input capacitance. This can be alleviated by either reducing the size of R_F or by putting a small capacitor in parallel with R_F .

AC coupling capacitor, CS

When the input to the TLV4120 will be ac coupled to the input source, a high pass filter is formed with a corner frequency equal to:

$$f_{C} = \frac{1}{2\pi R_{S}C_{S}}$$

The value of C_S is important to consider as it directly affects the low frequency operation of the circuit.

A further consideration for this capacitor is the leakage path from the input source through the input network (R_S, C_S) and the feedback resistor (R_F) to the load. This leakage current creates a dc-offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

power supply decoupling, C_{PS}

The TLV4120 is a high-performance CMOS amplifier that requires adequate power supply decoupling to ensure stability and low total harmonic distortion (THD). Optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically $0.1\,\mu\text{F}$ placed as close as possible to the device V_{DD} lead works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of $10\,\mu\text{F}$ or greater placed near the amplifier is recommended.



HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

V_{DD}/2 bypass capacitor, C_B

The $V_{DD}/2$ bypass capacitor, C_B , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode, C_B determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the mid-rail generation circuit internal to the amplifier, which appears as degraded PSRR and THD + N. The capacitor is fed from two internal 500-k Ω potential-dividing resistors. To keep the start-up bounce as low as possible, the relationship shown in equation 4 should be maintained. This ensures the input capacitor is fully charged before the bypass capacitor is fully charged and the amplifier starts up.

$$\frac{10}{\left(C_{B}\times250~\text{k}\Omega\right)}\leq\frac{1}{\left(R_{F}+R_{S}\right)~C_{S}}$$

As an example, consider a circuit where C_B is $2.2\,\mu\text{F}$, C_S is $0.47\,\mu\text{F}$, R_F is $50\,\text{k}\Omega$, and R_S is $10\,\text{k}\Omega$. Inserting these values into equation 4 produces the following:

$$18.2 \le 35.5$$

which satisfies the rule. For bypass capacitor, C_B , 0.1- μF to 2.2- μF ceramic or tantalum low-ESR capacitors are recommended for the best stability and noise performance.

using low-ESR capacitors

Low-ESR capacitors are recommended. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

shutdown function

The TLV4120 has a shutdown terminal for conserving power in energy sensitive applications. When the shutdown terminal is pulled high the amplifier is disabled, placing the outputs into a high impedance state and reducing the supply current to the order of microamperes.


To enable the amplifier, the shutdown terminal must be pulled low. If open drain logic is used, pull-up resistors must be employed to ensure proper and known shutdown status. It is not recommended that the shutdown input is left to float, as the device could inadvertently shutdown.



APPLICATION INFORMATION

driving a capacitive load

When the amplifier is used to drive heavy capacitive loads, the device's phase margin will be reduced which could lead to high frequency ringing or oscillations. The TLV4120's high current drive capability reduces this possibility. However, for capacitive loads of greater than 1 nF, it is suggested that a resistor be placed in series (R_{NULL}) with the output of the amplifier as shown in Figure 22 which should help reduce the ringing.



NOTE: $R_{\mbox{\scriptsize NULL}}$ will reduce the output drive capability of the TLV4120.

Figure 22. Driving a Capacitive Load

offset voltage

The output offset voltage, (VOO) is the sum of:

- 1. The input offset voltage (V_{IO}) multiplied by the noninverting gain
- 2. The noninverting input bias current (I_{IB}) multiplied by the resistance on this node multiplied by the noninverting gain
- 3. The inverting bias current multiplied by the feedback resistor.




Figure 23. Output Offset Voltage Model



HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

offset voltage (continued)

The differential nature of the TLV4120 means that both amplifiers must be considered together to calculate the differential output offset voltage (V_{DOO}) (see Figure 24). The V_{OO} of amplifier A1 will be inverted by amplifier A2. This doubles A1's V_{OO} and has A2's V_{OO} added to it, yielding:

$$V_{DOO} = 2V_{IO1} \times \left(1 + \left(\frac{R_F}{R_S}\right)\right) \pm I_{IB+} 500k \times \left(1 + \left(\frac{R_F}{R_S}\right)\right) \pm 2I_{IB-} R_F - 2V_{IO2} \pm I_{IB+} 500k \pm I_{IB-} 20k$$




Figure 24. TLV4120 Offset Voltage Model



APPLICATION INFORMATION

general power design considerations

When driving heavy loads at high junction temperatures there is an increased probability of electromigration affecting the long term reliability of ICs. Therefore for this not to be an issue:

- The output current must be limited (at these high junction temperatures) or
- The junction temperature must be limited.

The maximum continuous output current at a die temperature of 150°C will be 1/3 of the current at 105°C.

The junction temperature will be dependent on the ambient temperature around the IC, thermal impedance from the die to the ambient, and power dissipated within the IC.

$$T_J = T_A + \theta_{JA} \times P_{DIS}$$

Where:

 $P_{\mbox{DIS}}$ is the IC power dissipation and is equal to the output current multiplied by the voltage dropped across the output of the IC.

 θ_{JA} is the thermal impedance between the junction and the ambient temperature of the IC.

T_J is the junction temperature.

T_A is the ambient temperature.

Reducing one or more of these factors will result in a reduced die temperature.

The use of the MSOP PowerPAD dramatically reduces the thermal impedance from junction to case. And with correct mounting, the reduced thermal impedance will greatly increase the IC's permissible power dissipation and output current handling capability. For example, the power dissipation of the PowerPAD is increased to above 1 W. Sinusoidal and pulse-width modulated output signals will also increase the output current capability. The equivalent dc current is proportional to the square-root of the duty cycle:

$$I_{DC(EQ)} = I_{Cont} \times \sqrt{\text{(duty cycle)}}$$

CURRENT DUTY CYCLE AT PEAK RATED CURRENT	EQUIVALENT DC CURRENT AS A PERCENTAGE OF PEAK CURRENT
100	100
70	84
50	71

Note that with an operational amplifier, a duty cycle of 70% will often result in the op-amp sourcing current 70% of the time and sinking current 30%; therefore, the equivalent dc current will still be 0.84 times the continuous current rating at a particular junction temperature.

The differential nature of the TLV4120 means that it will dissipate approximately four times the power of a single-ended amplifier driving a similar load referenced to mid rail. The TLV4120 will however be delivering four times the power to the load.

HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001


APPLICATION INFORMATION

general PowerPAD design considerations

The TLV4120 is available in a thermally-enhanced PowerPAD package. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 25(a) and Figure 25(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 25(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 25. Views of Thermally Enhanced DGN Package

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.




Figure 26. PowerPAD PCB Etch and Via Pattern



APPLICATION INFORMATION

general PowerPAD design considerations (continued)

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 26. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place five holes (dual) or nine holes (quad) in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLV4120 IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLV4120 PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes (dual) or nine holes (quad) exposed. The bottom-side solder mask should cover the five or nine holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the TLV4120 IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given θ_{JA} , the maximum power dissipation is shown in Figure 27 and is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX} - T_A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of TLV4120 IC (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{A} = \theta_{A} + \theta_{A}$

 $\theta_{\mbox{\scriptsize JC}}$ = Thermal coefficient from junction to case

θ_{CA} = Thermal coefficient from case to ambient air (°C/W)




HIGH OUTPUT CURRENT DIFFERENTIAL DRIVE OPERATIONAL AMPLIFIER WITH SHUTDOWN

SLOS310A - DECEMBER 2000 - REVISED MARCH 2001

APPLICATION INFORMATION

general PowerPAD design considerations (continued)

MAXIMUM POWER DISSIPATION FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 27. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.


The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual or quad amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.



MECHANICAL INFORMATION

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusions.
- D. The package thermal performance may be enhanced by attaching an external heat sink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265