


TLV341, TLV342, TLV342S, TLV344 LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007


- 1.8-V and 5-V Performance
- Low Offset (A Grade)
 - 1.25 mV Max (25°C)
 - 1.7 mV Max (-40°C to 125°C)
- Rail-to-Rail Output Swing
- Wide Common-Mode Input Voltage Range . . . -0.2 V to (V₊ - 0.5 V)
- Input Bias Current . . . 1 pA (Typ)
- Input Offset Voltage . . . 0.3 mV (Typ)
- Low Supply Current . . . 70 μA/Channel
- Low Shutdown Current . . .
 - 10 pA (Typ) Per Channel
- Gain Bandwidth . . . 2.3 MHz (Typ)
- Slew Rate . . . 0.9 V/μs (Typ)
- Turn-On Time From Shutdown . . . 5 μs (Typ)

- Input Referred Voltage Noise (at 10 kHz) . . . 20 nV/√Hz
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- Applications
 - Cordless/Cellular Phones
 - Consumer Electronics (Laptops, PDAs)
 - Audio Pre-Amp for Voice
 - Portable/Battery-Powered Electronic Equipment
 - Supply Current Monitoring
 - Battery Monitoring
 - Buffers
 - Filters
 - Drivers


TLV341
DBV (SOT-23) OR DCK (SC-70) PACKAGE
(TOP VIEW)




TLV341
DRL (SOT-563) PACKAGE
(TOP VIEW)




TLV342
D (SOIC) OR DGK (MSOP) PACKAGE
(TOP VIEW)



TLV342
RUG (QFN) PACKAGE
(TOP VIEW)




TLV342S
RUG (QFN) PACKAGE
(TOP VIEW)



NC – No internal connection

NC – No internal connection

TLV344
D (SOIC) OR PW (TSSOP) PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2007, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV341, TLV342, TLV342S, TLV344

LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS

WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

description/ordering information

The TLV341, TLV342, and TLV344 are single, dual, and quad CMOS operational amplifiers, respectively, with low-voltage, low-power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1 pA (typ) and an offset voltage of 0.3 mV (typ). For applications requiring excellent dc precision, the A grade (TLV34xA) has a low offset voltage of 1.25 mV (max) at 25°C.

These single-supply amplifiers are designed specifically for ultra-low-voltage (1.5-V to 5-V) operation, with a common-mode input voltage range that typically extends from -0.2 V to 0.5 V from the positive supply rail. Additional features include 20-nV/ $\sqrt{\text{Hz}}$ voltage noise at 10 kHz, 2.3-MHz unity-gain bandwidth, and 0.9-V/ μs slew rate.

The TLV341 (single) and TLV342 (dual) in the RUG package also offer a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 45 pA (typ). Offered in both the SOT-23 and smaller SC-70 packages, the TLV341 is suitable for the most space-constrained applications. The dual TLV342 is offered in the standard SOIC, MSOP, and QFN packages.

An extended industrial temperature range from -40°C to 125°C makes the TLV34x suitable in a wide variety of commercial and industrial applications.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

ORDERING INFORMATION[†]

TA	MAX V _{IO} (25°C)	PACKAGE [‡]		ORDERABLE PART NUMBER	TOP-SIDE MARKING [§]
-40°C to 125°C	Standard grade: 4 mV	Single	SOT-23 – DBV	Reel of 3000	TLV341IDBVR
				Reel of 250	TLV341IDBVT
		SC-70 – DCK	Reel of 3000	TLV341IDCKR	Y4_
			Reel of 250	TLV341IDCKT	
		SOT-563 – DRL	Reel of 4000	TLV341IDRLR	Y4_
		Dual	QFN – RUG	Reel of 3000	TLV342IRUGR
				Reel of 3000	TLV342SIRUGR
			SOIC – D	Tube of 75	TLV342ID
				Reel of 2500	TLV342IDR
		Quad	MSOP/VSSOP – DGK	Reel of 2500	TLV342IDGKR
				Reel of 250	TLV342IDGKT
			SOIC – D	Tube of 50	TLV344ID
				Reel of 2500	TLV344IDR
		A grade: 1.25 mV	TSSOP – PW	Tube of 90	TLV344IPWR
				Reel of 2000	TLV344IPWR
			Single	Reel of 3000	TLV341AIDBVR
				Reel of 250	TLV341AIDBVT
			SC-70 – DCK	Reel of 3000	TLV341AIDCKR
				Reel of 250	TLV341AIDCKT
		Dual	SOIC – D	Tube of 75	TLV342AID
				Reel of 2500	TLV342AIDR
			MSOP/VSSOP – DGK	Reel of 2500	TLV342AIDGKR
				Reel of 250	TLV342AIDGKT
		Quad	SOIC – D	Tube of 50	TLV344AID
				Reel of 2500	TLV344AIDR
			TSSOP – PW	Tube of 90	TLV344AIPWR
				Reel of 2000	TLV344AIPWR

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

[‡] Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

[§] DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


TLV341, TLV342, TLV342S, TLV344

LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS

WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

symbol (each amplifier)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V ₊ (see Note 1)	5.5 V
Differential input voltage, V _{ID} (see Note 2)	±5.5 V
Input voltage range, V _I (either input)	0 to 5.5 V
Package thermal impedance, θ _{JA} (see Notes 3 and 4):		
D package (8 pin)	97°C/W
D package (14 pin)	86°C/W
DBV package	165°C/W
DCK package	259°C/W
DGK package	172°C/W
DRL package	142°C/W
PW package	113°C/W
RUG package	243°C/W
Operating virtual junction temperature	150°C
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values (except differential voltages and V₊ specified for the measurement of I_{OS}) are with respect to the network GND.
2. Differential voltages are at IN+ with respect to IN-.
3. Maximum power dissipation is a function of T_{J(max)}, θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_{J(max)} - T_A)/θ_{JA}. Selecting the maximum of 150°C can affect reliability.
4. The package thermal impedance is calculated in accordance with JEDEC 51-7.

recommended operating conditions

		MIN	MAX	UNIT
V ₊	Supply voltage (single-supply operation)	1.5	5.5	V
T _A	Operating free-air temperature	-40	125	°C

ESD protection

TEST CONDITIONS	TYP	UNIT
Human-Body Model	2000	V
Machine Model	200	V

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

electrical characteristics, $V_+ = 1.8$ V, GND = 0, $V_{IC} = V_O = V_+/2$, $R_L > 1$ MΩ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP†	MAX	UNIT
V_{IO} Input offset voltage	Standard grade	25°C	0.3	4		mV
		Full range		4.5		
	A grade	25°C	0.3	1.25		
		0°C to 125°C	0.3	1.5		
		-40°C to 125°C	0.3	1.7		
$\alpha_{V_{IO}}$	Average temperature coefficient of input offset voltage	Full range		1.9		µV/°C
I_{IB} Input bias current		25°C	1	100		pA
		-40°C to 85°C		375		
		-40°C to 125°C		3000		
I_{IO}	Input offset current	25°C	6.6		fA	
CMRR Common-mode rejection ratio	0 ≤ $V_{ICR} \le 1.2$ V	25°C	60	85		dB
		Full range	50			
		25°C	75	95		
kSVR Supply-voltage rejection ratio	1.8 V ≤ $V_+ \le 5$ V	Full range	65			
V_{ICR} Common-mode input voltage range	CMRR ≥ 60 dB	25°C	0	1.2		V
		25°C	70	110		
A_V Large-signal voltage gain (see Note 5)	$R_L = 10$ kΩ to 1.35 V	Full range	60			dB
		25°C	65	100		
	$R_L = 2$ kΩ to 1.35 V	Full range	55			
		25°C	22	50		
V_O Output swing (delta from supply rails)	$R_L = 2$ kΩ to 0.9 V	Low level	Full range	75		mV
			25°C	25	50	
		High level	Full range	75		
			25°C	14	20	
	$R_L = 10$ kΩ to 0.9 V	Low level	Full range	25		
			25°C	7	20	
		High level	Full range		25	
			25°C			
I_{CC} Supply current (per channel)		25°C	70	150		µA
		Full range		200		
I_{OS} Output short-circuit current	Sourcing	25°C	6	12		mA
	Sinking		10	20		
SR Slew rate	$R_L = 10$ kΩ, Note 6	25°C	0.9			V/µs
GBW Unity-gain bandwidth	$R_L = 100$ kΩ, $C_L = 200$ pF	25°C	2.2			MHz
Φ_m Phase margin	$R_L = 100$ kΩ, $C_L = 20$ pF	25°C	55			°
G_m Gain margin	$R_L = 100$ kΩ, $C_L = 20$ pF	25°C	15			dB
V_n Equivalent input noise voltage	f = 1 kHz	25°C	33			nV/√Hz
I_n Equivalent input noise current	f = 1 kHz	25°C	0.001			pA/√Hz
THD Total harmonic distortion	f = 1 kHz, $A_V = 1$, $R_L = 600$ Ω, $V_I = 1$ VPP	25°C	0.015			%

† Typical values represent the most likely parametric norm.

NOTES: 5. GND + 0.2 V ≤ $V_O \le V_{CC+} - 0.2$ V

6. Connected as voltage follower with 1.1-VPP step input. Number specified is the slower of the positive and negative slew rates.

TLV341, TLV342, TLV342S, TLV344**LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS****WITH SHUTDOWN**

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

shutdown characteristics, $V_+ = 1.8 \text{ V}$, $\text{GND} = 0$, $V_{IC} = V_O = V_+/2$, $R_L > 1 \text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
$I_{CC(\text{SHDN})}$ Supply current in shutdown mode (per channel)	$V_{SD} = 0 \text{ V}$	25°C	0.01	1	1	μA
		Full range			1.5	μA
$t_{(\text{on})}$ Amplifier turn-on time		25°C	5	5	5	μs
V_{SD} Shutdown pin voltage range	ON mode	25°C	1.5	1.8	1.8	V
	Shutdown mode		0	0.5	0.5	

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

electrical characteristics, $V_+ = 5$ V, GND = 0, $V_{IC} = V_O = V_+/2$, $R_L > 1$ MΩ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A	MIN	TYP†	MAX	UNIT	
V _{IO}	Input offset voltage	Standard grade		25°C		0.3	4	mV	
				Full range			4.5		
		A grade		25°C		0.3	1.25		
				0°C to 125°C		0.3	1.5		
				-40°C to 125°C		0.3	1.7		
α _{V_{IO}}	Average temperature coefficient of input offset voltage			Full range		1.9		μV/°C	
I _{IB}	Input bias current			25°C		1	200	pA	
				-40°C to 85°C			375		
				-40°C to 125°C			3000		
I _{IO}	Input offset current			25°C		6.6		fA	
CMRR	Common-mode rejection ratio	0 ≤ V _{ICR} ≤ 4.4 V		25°C	75	90		dB	
				Full range	70				
k _{SVR}	Supply-voltage rejection ratio	1.8 V ≤ V ₊ ≤ 5 V		25°C	75	95		dB	
				Full range	65				
V _{ICR}	Common-mode input voltage range	CMRR ≥ 70 dB		25°C	0	-0.2 to 4.5	4.4	V	
A _V	Large-signal voltage gain (see Note 5)	R _L = 10 kΩ to 2.5 V		25°C	80	110		dB	
				Full range	70				
		R _L = 2 kΩ to 2.5 V		25°C	75	105			
				Full range	60				
V _O	Output swing (delta from supply voltage)	R _L = 2 kΩ to 2.5 V	Low level	25°C	40	60		mV	
				Full range		85			
			High level	25°C	25	60			
				Full range		85			
		R _L = 10 kΩ to 2.5 V	Low level	25°C	18	30			
				Full range		40			
			High level	25°C	7	15			
				Full range		20			
I _{CC}	Supply current (per channel)			25°C		75	150	μA	
				Full range			200		
I _{OS}	Output short-circuit current	Sourcing		25°C	60	113		mA	
					80	115			
SR	Slew rate	R _L = 10 kΩ, Note 6		25°C		1		V/μs	
GBW	Unity-gain bandwidth	R _L = 10 kΩ, C _L = 200 pF		25°C		2.3		MHz	
Φ _m	Phase margin	R _L = 100 kΩ, C _L = 20 pF		25°C		55		°	
G _m	Gain margin	R _L = 100 kΩ, C _L = 20 pF		25°C		15		dB	
V _n	Equivalent input noise voltage	f = 1 kHz		25°C		33		nV/√Hz	
I _n	Equivalent input noise current	f = 1 kHz		25°C		0.001		pA/√Hz	
THD	Total harmonic distortion	f = 1 kHz, A _V = 1, R _L = 600 Ω, V _I = 1 V _{PP}		25°C		0.012		%	

† Typical values represent the most likely parametric norm.

NOTES: 5. GND + 0.2 V ≤ V_O ≤ V_{CC+} – 0.2 V

6. Connected as voltage follower with 2-V_{PP} step input. Number specified is the slower of the positive and negative slew rates.

TLV341, TLV342, TLV342S, TLV344**LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS****WITH SHUTDOWN**

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

shutdown characteristics, $V_+ = 5\text{ V}$, $\text{GND} = 0$, $V_{IC} = V_O = V_+/2$, $R_L > 1\text{ M}\Omega$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
$I_{CC(\text{SHDN})}$ Supply current in shutdown mode (per channel)	$V_{SD} = 0\text{ V}$	25°C	0.01	1	1.5	μA
		Full range				
$t_{(\text{on})}$ Amplifier turn-on time		25°C	5			μs
V_{SD} Shutdown pin voltage range	ON mode	25°C	4.5	5	5	V
	Shutdown mode		0		0.8	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

TYPICAL CHARACTERISTICS

**SUPPLY CURRENT
vs
SUPPLY VOLTAGE**




Figure 1

**INPUT BIAS CURRENT
vs
TEMPERATURE**




Figure 2

**OUTPUT VOLTAGE SWING
vs
SUPPLY VOLTAGE**




Figure 3

**OUTPUT VOLTAGE SWING
vs
SUPPLY VOLTAGE**




Figure 4

TYPICAL CHARACTERISTICS




Figure 5




Figure 6




Figure 7








Figure 8

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15




Figure 16

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

TYPICAL CHARACTERISTICS




Figure 17




Figure 18




Figure 19




Figure 20

TYPICAL CHARACTERISTICS




Figure 21




Figure 22

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

TYPICAL CHARACTERISTICS




Figure 23




Figure 24

TYPICAL CHARACTERISTICS




Figure 25




Figure 26




Figure 27




Figure 28

TLV341, TLV342, TLV342S, TLV344
LOW-VOLTAGE RAIL-TO-RAIL OUTPUT CMOS OPERATIONAL AMPLIFIERS
WITH SHUTDOWN

SLVS568C – JANUARY 2005 – REVISED NOVEMBER 2007

TYPICAL CHARACTERISTICS




Figure 29




Figure 30




Figure 31




Figure 32

TYPICAL CHARACTERISTICS

SMALL-SIGNAL INVERTING RESPONSE




Figure 33

LARGE-SIGNAL INVERTING RESPONSE




Figure 34

SMALL-SIGNAL INVERTING RESPONSE




Figure 35

LARGE-SIGNAL INVERTING RESPONSE




Figure 36

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLV341AIDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341AIDBVRE4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341AIDBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341AIDBVT	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341AIDBVTE4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341AIDBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341AIDCKR	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341AIDCKRE4	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341AIDCKRG4	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341AIDCKT	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341AIDCKTE4	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341AIDCKTG4	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341IDBVR	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341IDBVRE4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341IDBVRG4	ACTIVE	SOT-23	DBV	6	3000	TBD	Call TI	Call TI
TLV341IDBVT	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341IDBVTE4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341IDBVTG4	ACTIVE	SOT-23	DBV	6	250	TBD	Call TI	Call TI
TLV341IDCKR	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341IDCKRE4	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341IDCKRG4	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI
TLV341IDCKT	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341IDCKTE4	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341IDCKTG4	ACTIVE	SC70	DCK	6	250	TBD	Call TI	Call TI
TLV341IDRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV341IDRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AIDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AIDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AIDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342AIDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
no Sb/Br)								
TLV342IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDGKRG4	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342IRUGR	ACTIVE	QFN	RUG	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TLV342SIRUGR	ACTIVE	QFN	RUG	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A_0	Dimension designed to accommodate the component width
B_0	Dimension designed to accommodate the component length
K_0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P_1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV341AIDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341AIDBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341IDBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341IDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDRLR	SOT	DRL	6	4000	180.0	9.2	1.78	1.78	0.69	4.0	8.0	Q3
TLV342AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IDGKR	MSOP	DGK	8	2500	330.0	13.0	5.3	3.4	1.4	8.0	12.0	Q1
TLV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IRUGR	QFN	RUG	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1
TLV342SIRUGR	QFN	RUG	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV341AIDBVR	SOT-23	DBV	6	3000	195.0	200.0	45.0
TLV341AIDBVT	SOT-23	DBV	6	250	195.0	200.0	45.0
TLV341AIDCKR	SC70	DCK	6	3000	195.0	200.0	45.0
TLV341AIDCKT	SC70	DCK	6	250	195.0	200.0	45.0
TLV341IDBVR	SOT-23	DBV	6	3000	195.0	200.0	45.0
TLV341IDBVT	SOT-23	DBV	6	250	195.0	200.0	45.0
TLV341IDCKR	SC70	DCK	6	3000	195.0	200.0	45.0
TLV341IDCKT	SC70	DCK	6	250	195.0	200.0	45.0
TLV341IDRLR	SOT	DRL	6	4000	202.0	201.0	28.0
TLV342AIDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV342IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TLV342IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV342IRUGR	QFN	RUG	10	3000	220.0	205.0	50.0
TLV342SIRUGR	QFN	RUG	10	3000	220.0	205.0	50.0

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4040047-2/H 11/2006

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

△D Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AA.

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




4073253-5/K 03/2006

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.

E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.


Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.
Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

- JEDEC package registration is pending.

MECHANICAL DATA

RUG (R-PQFP-N10)

PLASTIC QUAD FLATPACK




4208528-3/A 02/2007

NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



4093553-4/G 01/2007

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - Falls within JEDEC MO-203 variation AB.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated