- Very Low Power . . . 110 μW Typ at 5 V
- Fast Response Time . . . t_{PLH} = 2.5 μs Typ With 5-mV Overdrive
- Single Supply Operation:


TLC393C . . . 3 V to 16 V TLC393I . . . 3 V to 16 V TLC393Q . . . 4 V to 16 V TLC393M . . . 4 V to 16 V TLC193M . . . 4 V to 16 V

On-Chip ESD Protection

description


The TLC193 and TLC393 consist of dual independent micropower voltage comparators designed to operate from a single supply. They are functionally similar to the LM393 but uses one-twentieth the power for similar response times. The open-drain MOS output stage interfaces to a variety of loads and supplies. For a similar device with a push-pull output configuration (see the TLC3702 data sheet).

Texas Instruments LinCMOS™ process offers superior analog performance to standard CMOS processes. Along with the standard CMOS advantages of low power without sacrificing speed, high input impedance, and low bias currents, the LinCMOS™ process offers extremely stable input offset voltages, even with differential input stresses of several volts. This characteristic makes it possible to build reliable CMOS comparators.



NC - No internal connection

symbol (each comparator)



The TLC393C is characterized for operation over the commercial temperature range of $T_A = 0^{\circ}\text{C}$ to 70°C . The TLC393I is characterized for operation over the extended industrial temperature range of $T_A = -40^{\circ}\text{C}$ to 85°C . The TLC393Q is characterized for operation over the full automotive temperature range of $T_A = -40^{\circ}\text{C}$ to 125°C . The TLC193M and TLC393M are characterized for operation over the full military temperature range of $T_A = -55^{\circ}\text{C}$ to 125°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinCMOS is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.




SLCS115D - DECEMBER 1986 - REVISED JULY 2003

AVAILABLE OPTIONS

	V			PACKAGES		
TA	V _{IO} max at 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	TSSOP (PW)
0°C to 70°C	5 mV	TLC393CD	_	_	TLC393CP	TLC393CPWLE
– 40°C to 85°C	5 mV	TLC393ID	_	_	TLC393IP	TLC393IPWLE
– 40°C to 125°C	5 mV	TLC393QD	_	_	_	_
– 55°C to 125°C	5 mV	TLC393MD	TLC193MFK	TLC193MJG	TLC393MP	_

The D package is available taped and reeled. Add the suffix R to the device type (e.g., TLC393CDR).

schematic



OPEN-DRAIN CMOS OUTPUT

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{DD} (see Note 1)	– 0.3 V to 18 V
Differential input voltage, V _{ID} (see Note		
Input voltage range, V _I		
Output voltage range, VO		– 0.3 V to 16 V
Input current, I _I		±5 mA
Output current, IO (each output)		20 mA
Total supply current into V _{DD}		
Total current out of GND		
Continuous total power dissipation		See Dissipation Rating Table
Operating free-air temperature range:	TLC393C	0°C to 70°C
	TLC393I	– 40°C to 85°C
	TLC393Q	
	TLC393M	
	TLC193M	
Storage temperature range		
Case temperature for 60 seconds: FK p	•	
Lead temperature 1,6 mm (1/16 inch) fr		
Lead temperature 1,6 mm (1/16 inch) fr	rom case for 60 seconds: JG package	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	_
PW	525 mW	4.2 mW/°C	336 mW	273 mW	_



NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

^{2.} Differential voltages are at IN+ with respect to IN-.

SLCS115E - DECEMBER 1986 - REVISED JULY 2003

recommended operating conditions

		TLC39	3C	UNIT
	MIN	MIN NOM MAX		
Supply voltage, V _{DD}	3	5	16	V
Common-mode input voltage, V _{IC}	-0.2		V _{DD} – 1.5	V
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	0		70	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	24244555		_	TLC3			
	PARAMETER	TEST CONDITIONS†	TA	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	$V_{IC} = V_{ICR}$ min, $V_{DD} = 5 \text{ V to } 10 \text{ V}$,	25°C		1.4	5	mV
VIO	input onset voltage	See Note 3	0°C to 70°C			6.5	IIIV
	lanut affact current	V 25V	25°C		1		pА
lo	Input offset current	V _{IC} = 2.5 V	70°C			0.3	nA
	logue biog guerrant	\\ 25\\	25°C		5		pА
IВ	Input bias current	V _{IC} = 2.5 V	70°C			0.6	nA
\/	Common mode innut valtage was		25°C	0 to V _{DD} – 1			
VICR	Common-mode input voltage range		0°C to 70°C	0 to V _{DD} – 1.5			V
			25°C		84		
CMMR	Common-mode rejection ratio	V _{IC} = V _{ICR} min	70°C		84		dB
			0°C		84		
			25°C		85		
ksvr	Supply-voltage rejection ratio	$V_{DD} = 5 V \text{ to } 10 V$	70°C		85		dB
			0°C		85		
,,			25°C		300	400	.,
VOL	Low-level output voltage	$V_{ID} = -1 \text{ V}, I_{OL} = 6 \text{ mA}$	70°C			650	mV
	I Pak I and antend annual	V 4V V 5V	25°C		0.8	40	nA
ЮН	High-level output current	$V_{ID} = 1 \text{ V}, V_{O} = 5 \text{ V}$	70°C			1	μΑ
1	Supply current (both comparators)	Outputs low, No load	25°C		22	40	^
lDD	Supply current (both comparators)	Outputs low, No load	0°C to 70°C			50	μΑ

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.

SLCS115D - DECEMBER 1986 - REVISED JULY 2003

recommended operating conditions

		TLC393I MIN NOM MAX			
	MIN	MIN NOM MAX		UNIT	
Supply voltage, V _{DD}	3	5	16	V	
Common-mode input voltage, V _{IC}	- 0.2		V _{DD} – 1.5	V	
Low-level output current, IOL			20	mA	
Operating free-air temperature, T _A	- 40		85	°C	

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V (unless otherwise noted)

PARAMETER		TEST COMPLETIONS!	_	TLC3	931		UNIT
	PARAMETER	TEST CONDITIONS†	TA	MIN	TYP	MAX	UNII
Via	Input offset voltage	V _{IC} = V _{ICR} min, V _{DD} = 5 V to 10 V,	25°C		1.4	5	mV
V _{IO}	input onset voltage	See Note 3	-40°C to 85°C			7	IIIV
li o	Input offset current	V:0 = 2.5 V	25°C		1		pA
liO	input onset current	V _{IC} = 2.5 V	85°C			1	nA
	Input high gurrent	V ₁₀ 25V	25°C		5		pA
IB	Input bias current	V _{IC} = 2.5 V	85°C			2	nA
\/	Common made insult valte as access		25°C	0 to V _{DD} – 1			V
VICR	Common-mode input voltage range		-40°C to 85°C	0 to V _{DD} – 1.5			V
			25°C		84		
CMMR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$	85°C		84		dB
			– 40°C		84		
			25°C		85		
ksvr	Supply-voltage rejection ratio	V _{DD} = 5 V to 10 V	85°C		85		dB
			– 40°C		84		
V	Lauren autout vallana	V 4V 1 0 A	25°C		300	400	>/
VOL	Low-level output voltage	$V_{ID} = -1 \text{ V}, I_{OL} = 6 \text{ mA}$	85°C			700	mV
	I Bala lavel autout august	V 4V V 5V	25°C		0.8	40	nA
lон	High-level output current	$V_{ID} = 1 \text{ V}, V_{O} = 5 \text{ V}$	85°C			1	μΑ
loo	Supply current (both comparators)	Outputs low, No load	25°C		22	40	
lDD	Supply current (both comparators)	Outputs low, 140 load	-40°C to 85°C			65	μA

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 3: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V.

SLCS115E - DECEMBER 1986 - REVISED JULY 2003

recommended operating conditions

		TLC39	3Q	LINUT
	MIN	MIN NOM MAX		UNIT
Supply voltage, V _{DD}	4	5	16	V
Common-mode input voltage, V _{IC}	0		V _{DD} – 1.5	V
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	-40		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V (unless otherwise noted)

	24244577		_	TLC3	93Q			
	PARAMETER	TEST CONDITIONS†	TA	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	V _{IC} = V _{ICR} min, V _{DD} = 5 V to 10 V,	25°C		1.4	5	mV	
110	input offset voltage	See Note 4	-40°C to 125°C			10	111 V	
1	Input offeet ourrent	V 2 5 V	25°C		1		pA	
liO	Input offset current	V _{IC} = 2.5 V	125°C			15	nA	
	lanut higa gurrant	\\\ 2.5.\\	25°C		5		pA	
IB	Input bias current	V _{IC} = 2.5 V	125°C			30	nA	
\/	Common mode input valtage reason		25°C	0 to V _{DD} – 1			V	
VICR	Common-mode input voltage range		−40°C to 125°C 0 to V _{DD}				V	
			25°C		84			
CMMR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$	125°C		84		dB	
			-40°C		84			
			25°C		85			
ksvr	Supply-voltage rejection ratio	V _{DD} = 5 V to 10 V	125°C		84		dB	
			-40°C		84			
V	Law L	V 4.V 1 0 4	25°C		300	400		
VOL	Low-level output voltage	$V_{ID} = -1 \text{ V}, I_{OL} = 6 \text{ mA}$	125°C			800	mV	
	High level output ourrent	V- 4V V- 5V	25°C		0.8	40	nA	
IOH	High-level output current	$V_{ID} = 1 \text{ V}, V_{O} = 5 \text{ V}$	125°C			1	μΑ	
Inn	Supply current (both comparators)	Outputs low, No load	25°C		22	40	Δ	
lDD	Supply current (both comparators)	Outputs low, No load	-40°C to 125°C			90	μΑ	

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V (with a 2.5-k Ω load to VDD).

SLCS115D - DECEMBER 1986 - REVISED JULY 2003

recommended operating conditions

	TLC193M, TLC393M MIN NOM MAX 4 5 16 0 V _{DD} – 1.5			
	MIN NOM MAX 4 5 16 0 V _{DD} - 1.5	UNIT		
Supply voltage, V _{DD}	4	5	16	V
Common-mode input voltage, V _{IC}	0		V _{DD} – 1.5	V
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	-55		125	°C

electrical characteristics at specified operating free-air temperature, V_{DD} = 5 V (unless otherwise noted)

PARAMETER			_	TLC193M,	TLC393I	M		
	PARAMETER	TEST CONDITIONS†	TA	MIN	TYP	MAX	UNIT	
V: -	Input offset voltage	V _{IC} = V _{ICR} min, V _{DD} = 5 V to 10 V,	25°C		1.4	5	mV	
V _{IO}	input onset voltage	See Note 4	–55°C to 125°C			10	IIIV	
li o	Input offset current	V:0 = 2.5 V	25°C		1		pA	
liO	input onset current	V _{IC} = 2.5 V	125°C			15	nA	
1	Input bigg gurrant	V 2.5.V	25°C		5		pА	
IB	Input bias current	V _{IC} = 2.5 V	125°C			30	nA	
\/	Common mode input valtage games		25°C	0 to V _{DD} – 1			.,	
VICR	Common-mode input voltage range		–55°C to 125°C	0 to V _{DD} – 1.5			V	
			25°C		84			
CMMR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$	125°C		84		dB	
			–55°C		84			
			25°C		85			
ksvr	Supply-voltage rejection ratio	V _{DD} = 5 V to 10 V	125°C		84		dB	
			–55°C		84			
.,		V 4V 1 0 4	25°C		300	400		
VOL	Low-level output voltage	$V_{ID} = -1 \text{ V}, I_{OL} = 6 \text{ mA}$	125°C			800	mV	
	LPak lavel system to symmet	V 4V V 5V	25°C		0.8	40	nA	
IОН	High-level output current	$V_{ID} = 1 \text{ V}, V_{O} = 5 \text{ V}$	125°C			1	μΑ	
la a	Supply current (both comparators)	Outputs low, No load	25°C		22	40		
IDD	Supply current (both comparators)	Outputs low, 140 load	−55°C to 125°C			90	μA	

[†] All characteristics are measured with zero common-mode voltage unless otherwise noted.

NOTE 4: The offset voltage limits given are the maximum values required to drive the output up to 4.5 V or down to 0.3 V (with a 2.5-k Ω load to VDD).

switching characteristics, V_{DD} = 5 V, T_A = 25°C (see Figure 3)

	PARAMETER		TEST CONDITIONS			TLC393C, TLC393I TLC393Q, TLC193M, TLC393M		
				MIN	TYP	MAX		
			Overdrive = 2 mV		4.5			
	Propagation delay time, low-to-high-level output		Overdrive = 5 mV		2.5			
tPLH		f = 10 kHz, C _I = 15 pF	Overdrive = 10 mV		1.7		μs	
		OL = 10 μι	Overdrive = 20 mV		1.2			
			Overdrive = 40 mV		1.1			
		V _I = 1.4-V step	at IN+		1.1			
			Overdrive = 2 mV		3.6			
			Overdrive = 5 mV		2.1			
tPHL	Propagation delay time, high-to-low-level output	f = 10 kHz, C _I = 15 pF	Overdrive = 10 mV		1.3		μs	
			Overdrive = 20 mV		0.85			
			Overdrive = 40 mV		0.55			
		V _I = 1.4-V step	at IN+		0.10			
tf	Fall time, output	f = 10 kHz, C _L = 15 pF	Overdrive = 50 mV		22		ns	

PARAMETER MEASUREMENT INFORMATION

The TLC393 contains a digital output stage which, if held in the linear region of the transfer curve, can cause damage to the device. Conventional operational amplifier/comparator testing incorporates the use of a servo loop that is designed to force the device output to a level within this linear region. Since the servo-loop method of testing cannot be used, the following alternatives for testing parameters such as input offset voltage, common-mode rejection ratio, etc., are suggested.

To verify that the input offset voltage falls within the limits specified, the limit value is applied to the input as shown in Figure 1(a). With the noninverting input positive with respect to the inverting input, the output should be high. With the input polarity reversed, the output should be low.

A similar test can be made to verify the input offset voltage at the common-mode extremes. The supply voltages can be slewed as shown in Figure 1(b) for the V_{ICR} test, rather than changing the input voltages, to provide greater accuracy.




Figure 1. Method for Verifying That Input Offset Voltage Is Within Specified Limits

PARAMETER MEASUREMENT INFORMATION

A close approximation of the input offset voltage can be obtained by using a binary search method to vary the differential input voltage while monitoring the output state. When the applied input voltage differential is equal, but opposite in polarity, to the input offset voltage, the output changes states.

Figure 2 illustrates a practical circuit for direct dc measurement of input offset voltage that does not bias the comparator in the linear region. The circuit consists of a switching-mode servo loop in which U1A generates a triangular waveform of approximately 20-mV amplitude. U1B acts as a buffer, with C2 and R4 removing any residual dc offset. The signal is then applied to the inverting input of the comparator under test, while the noninverting input is driven by the output of the integrator formed by U1C through the voltage divider formed by R9 and R10. The loop reaches a stable operating point when the output of the comparator under test has a duty cycle of exactly 50%, which can only occur when the incoming triangle wave is sliced symmetrically or when the voltage at the noninverting input exactly equals the input offset voltage.

The voltage divider formed by R9 and R10 provides an increase in input offset voltage by a factor of 100 to make measurement easier. The values of R5, R8, R9, and R10 can significantly influence the accuracy of the reading; therefore, it is suggested that their tolerance level be 1% or lower.

Measuring the extremely low values of input current requires isolation from all other sources of leakage current and compensation for the leakage of the test socket and board. With a good picoammeter, the socket and board leakage can be measured with no device in the socket. Subsequently, this open-socket leakage value can be subtracted from the measurement obtained with a device in the socket to obtain the actual input current of the device.






Figure 2. Circuit for Input Offset Voltage Measurement



PARAMETER MEASUREMENT INFORMATION

Propagation delay time is defined as the interval between the application of an input step function and the instant when the output reaches 50% of its maximum value. Propagation delay time, low-to-high-level output, is measured from the leading edge of the input pulse, while propagation delay time, high-to-low-level output, is measured from the trailing edge of the input pulse. Propagation delay time measurement at low input signal levels can be greatly affected by the input offset voltage. The offset voltage should be balanced by the adjustment at the inverting input (as shown in Figure 3) so that the circuit is just at the transition point. Then a low signal, for example, 105 mV or 5 mV overdrive, causes the output to change state.





NOTE A: C_L includes probe and jig capacitance.

Figure 3. Propagation Delay, Rise Time, and Fall Time Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
۷ _{IO}	Input offset voltage	Distribution	4
I _{IB}	Input bias current	vs Free-air temperature	5
CMRR	Common-mode rejection ratio	vs Free-air temperature	6
ksvr	Supply-voltage rejection ratio	vs Free-air temperature	7
V _{OL}	Low-level output voltage	vs Low-level output current vs Free-air temperature	8 9
loh	Low-level output current	vs High-level output voltage vs Free-air temperature	10 11
I _{DD}	Supply current	vs Supply voltage vs Free-air temperature	12 13
^t PLH	Low-to-high level output propagation delay time	vs Supply voltage	14
^t PHL	High-to-low level output propagation delay time	vs Supply voltage	15
	Low-to-high-level output response	Low-to-high level output propagation delay time	16
	High-to-low level output response	High-to-low level output propagation delay time	17
t _f	Fall time	vs Supply voltage	18

DISTRIBUTION OF INPUT OFFSET VOLTAGE†




Figure 4

10

INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE[†]





Figure 5

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS[†]



† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

20

 $V_{DD} = 16 V$

12 14 16

10

IOL - Low-Level Output Current - mA

Figure 8

0



100

-75

-50

-25

0

25

T_A - Free-Air Temperature - °C

Figure 9


50

75

100

125


TYPICAL CHARACTERISTICS[†]



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



TYPICAL CHARACTERISTICS





5

0

1

2

tpLH - Low-to-High-Level Output

Propagation Delay Time – μs

Figure 16

3

4

2

tpHL - High-to-Low-Level Output

Propagation Delay Time – μs

Figure 17

3


4

5

0

1

TYPICAL CHARACTERISTICS



APPLICATION INFORMATION

The input should always remain within the supply rails in order to avoid forward biasing the diodes in the electrostatic discharge (ESD) protection structure. If either input exceeds this range, the device will not be damaged as long as the input current is limited to less than 5 mA. To maintain the expected output state, the inputs must remain within the common-mode range. For example, at 25° C with $V_{DD} = 5$ V, both inputs must remain between -0.2 V and 4 V to assure proper device operation.

To assure reliable operation, the supply should be decoupled with a capacitor $(0.1-\mu F)$ positioned as close to the device as possible.


The TLC393 has internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.

Table of Applications

	FIGURE
Pulse-width-modulated motor speed controller	19
Enhanced supply supervisor	20
Two-phase nonoverlapping clock generator	21
Micropower switching regulator	28




APPLICATION INFORMATION



- NOTES: A. The recommended minimum capacitance is 10 μF to eliminate common ground switching noise.
 - B. Adjust C1 for change in oscillator frequency.

Figure 19. Pulse-Width-Modulated Motor Speed Controller


APPLICATION INFORMATION



NOTES: A. $V_{UNREG} = 2.5 \frac{(R1 + R2)}{R2}$ B. The value of C_T determines the time delay of reset.

Figure 20. Enhanced Supply Supervisor

APPLICATION INFORMATION




NOTES: A. Adjust C1 for a change in oscillator frequency where: $1/f = 1.85(100 \; k\Omega) C1$

- B. Adjust R1 and R3 to change duty cycle
- C. Adjust R2 to change deadtime

Figure 21. Two-Phase Nonoverlapping Clock Generator

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to $http://www.ti.com/sc/docs/package/pkg_info.htm$

D (R-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated