

## **OUTPUT RAIL-TO-RAIL VERY-LOW-NOISE OPERATIONAL AMPLIFIERS**

Check for Samples: TL971, TL972, TL974

#### **FEATURES**

 Rail-to-Rail Output Voltage Swing: ±2.4 V at V<sub>CC</sub> = ±2.5 V

Very Low Noise Level: 4 nV/√Hz

• Ultra-Low Distortion: 0.003%

High Dynamic Features: 12 MHz, 5 V/μs

Operating Range: 2.7 V to 12 V

 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

ESD Performance Tested Per JESD 22

2000-V Human-Body Model (A114-B)

- 1500-V Charged-Device Model (C101)


#### **APPLICATIONS**


- Portable Equipment (CD Players, PDAs)
- Portable Communications (Cell Phones, Pagers)
- Instrumentation and Sensors
- Professional Audio Circuits

#### **DESCRIPTION/ORDERING INFORMATION**

The TL97x family of operational amplifiers operates at voltages as low as  $\pm 1.35$  V and features output rail-to-rail signal swing. The TL97x boast characteristics that make them particularly well suited for portable and battery-supplied equipment. Very low noise and low distortion characteristics make them ideal for audio preamplification.


The TL971 is housed in the space-saving 5-pin SOT-23 package, which simplifies board design because of the ability to be placed anywhere (outside dimensions are 2.8 mm × 2.9 mm).






NC - No internal connection


## TL972...D, DGK, P, OR PW PACKAGE (TOP VIEW)



#### TL972...DRG PACKAGE (TOP VIEW)



#### TL974...D, N, OR PW PACKAGE (TOP VIEW)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ORDERING INFORMATION(1)

T <sub>A</sub>		PACKAG	E <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
		SOIC D	Reel of 2500	TL971IDR	7074
	Cinalo	SOIC – D	Tube of 75	TL971ID	- Z971
	Single	COT 22 DBV	Reel of 3000	TL971IDBVR	DDE\/IEW
		SOT-23 – DBV	Reel of 250	TL971IDBVT	PREVIEW
		MSOP - DGK	Reel of 2500	TL972IDGKR	TSA
		PDIP – P	Tube of 50	TL972IP	TL972IP
		QFN – DRG	Reel of 1000	TL972IDRGR	PREVIEW
40°C to 405°C	Dual	SOIC - D	Reel of 2500	TL972IDR	7070
–40°C to 125°C		201C – D	Tube of 75	TL972ID	- Z972
		TSSOP – PW	Reel of 2000	TL972IPWR	- Z972
		1330P - PW	Tube of 150	TL972IPW	- 2972
		PDIP – N	Tube of 25	TL974IN	TL974IN
		2010 D	Reel of 2500	TL974IDR	TI 0741
	Quad	SOIC – D	Tube of 50	TL974ID	TL974I
		TSSOP – PW	Reel of 2000	TL974IPWR	- Z974
		1330F - PW	Tube of 90	TL974IPW	Z314

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at <a href="https://www.ti.com/packaging">www.ti.com/packaging</a>.

DBV: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



#### **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage range <sup>(2)</sup>	2.7 V to 15 V					
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	±1 V					
V <sub>IN</sub>	Input voltage range <sup>(4)</sup>	Input voltage range <sup>(4)</sup>					
		D	8 pin	97°C/W			
		D package <sup>(5)</sup>	14 pin	86°C/W			
		DBV package <sup>(5)</sup>		206°C/W			
		DGK package (6)		172°C/W			
$\theta_{JA}$	Package thermal impedance, junction to free air	DRG package (6)		44°C/W			
		N package <sup>(5)</sup>		80°C/W			
		P package <sup>(5)</sup>		85°C/W			
		DVV === (5)	8 pin	149°C/W			
		PW package <sup>(5)</sup> 14 pin		113°C/W			
TJ	Maximum junction temperature		•	150°C			
T <sub>stg</sub>	Storage temperature range		−65°C to 150°C				
		Human-Body Mod	el (HBM)	2000 V			
ESD	Electrostatic discharge protection	Machine Model (M	IM)	200 V			
		Charged-Device M	lodel (CDM)	1500 V			

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.7	12	V
$V_{\text{ICM}}$	Common-mode input voltage	V <sub>CC</sub> - + 1.15	V <sub>CC+</sub> – 1.15	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to network ground terminal.

<sup>3)</sup> Differential voltages for the noninverting input terminal are with respect to the inverting input terminal.

<sup>(4)</sup> The input and output voltages must never exceed V<sub>CC</sub> + 0.3 V.

<sup>(5)</sup> Package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(6)</sup> Package thermal impedance is calculated in accordance with JESD 51-5.



#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC+}$  = 2.5 V,  $V_{CC-}$  = -2.5 V, full-range  $T_A$  = -40°C to 125°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT	
.,	land offert celtane		25°C		1	4	\/	
$V_{IO}$	Input offset voltage		Full range			6	mV	
$\alpha V_{IO}$	Input offset voltage drift	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	25°C		5		μV/°C	
I <sub>IO</sub>	Input offset current	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	25°C		10	150	nA	
	land him a summer	V 0 V V 0 V	25°C		200	750	^	
I <sub>IB</sub>	Input bias current	$V_{ICM} = 0 \text{ V}, V_O = 0 \text{ V}$	Full range			1000	nA	
V <sub>ICM</sub>	Common-mode input voltage		25°C	-1.35		1.35	V	
CMRR	Common-mode rejection ratio	V <sub>ICM</sub> = ±1.35 V	25°C	60	85		dB	
SVR	Supply-voltage rejection ratio	$V_{CC} = \pm 2 \text{ V to } \pm 3 \text{ V}$	25°C	60	70		dB	
A <sub>VD</sub>	Large-signal voltage gain	$R_L = 2 k\Omega$	25°C	70	80		dB	
V <sub>OH</sub>	High-level output voltage	$R_L = 2 k\Omega$	25°C	2	2.4		V	
V <sub>OL</sub>	Low-level output voltage	$R_L = 2 k\Omega$	25°C		-2.4	-2	V	
	Out and a sure of		25°C	1.2	1.4		0	
I <sub>source</sub>	Output source current	$V_{OUT} = \pm 2.5 \text{ V}$	Full range	1			mA	
	Outrot sink sument		25°C	50	80		A	
I <sub>sink</sub>	Output sink current	$V_{OUT} = \pm 2.5 \text{ V}$	Full range	25			mA	
	Cumply ourrent (nor amplifier)	Linity gain No load	25°C		2	2.8	^	
I <sub>CC</sub>	Supply current (per amplifier)	Unity gain, No load	Full range			3.2	mA	
GBWP	Gain bandwidth product	$f = 100 \text{ kHz}, R_L = 2 \text{ k}\Omega, C_L = 100 \text{ pF}$	25°C	8.5	12		MHz	
CD	Classinata	A 4 1/ -41/	25°C	2.8	5		1//	
SR	Slew rate	$A_{V} = 1, V_{IN} = \pm 1 V$	Full range	2.8			V/µs	
Φm	Phase margin at unity gain	$R_L = 2 k\Omega$ , $C_L = 100 pF$	25°C		60		0	
Gm	Gain margin	$R_L = 2 k\Omega$ , $C_L = 100 pF$	25°C		10		dB	
V <sub>n</sub>	Equivalent input noise voltage	f = 100 kHz	25°C		4		nV/√Hz	
THD	Total harmonic distortion	$f = 1 \text{ kHz}, A_V = -1, R_L = 10 \text{ k}Ω$	25°C		0.003		%	

-200


100M



#### TYPICAL CHARACTERISTICS



**GAIN AND PHASE** 



10k

100k


-40

1k

**GAIN AND PHASE** 

TOTAL HARMONIC DISTORTION vs FREQUENCY

f – Frequency – Hz




# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT VOLTAGE

1M

f – Frequency – Hz


10M






#### **TYPICAL CHARACTERISTICS (continued)**


# TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT VOLTAGE




# INPUT VOLTAGE NOISE vs FREQUENCY



#### GAIN BANDWIDTH PRODUCT vs OUTPUT CURRENT




# GAIN BANDWIDTH PRODUCT vs SUPPLY VOLTAGE






#### **TYPICAL CHARACTERISTICS (continued)**


#### PHASE MARGIN vs OUTPUT CURRENT




#### PHASE MARGIN vs SUPPLY VOLTAGE



#### GAIN MARGIN vs SUPPLY VOLTAGE



#### **INPUT RESPONSE**







#### **TYPICAL CHARACTERISTICS (continued)**

## POWER-SUPPLY RIPPLE REJECTION


## **FREQUENCY**




**OUTPUT VOLTAGE OUTPUT CURRENT** 



## **OUTPUT IMPEDANCE FREQUENCY**



## **SLEW RATE SUPPLY VOLTAGE**







#### **REVISION HISTORY**

Cł	hanges from Revision F (December 2009) to Revision G	Page
•	Changed slew rate MIN value.	4

9-May-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TL971ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL971IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL971IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL971IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TL972IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TL972IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IPWG4	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL972IPWRG4	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	





www.ti.com 9-May-2012

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TL974IDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TL974INE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
TL974IPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TL974IPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





9-May-2012

#### OTHER QUALIFIED VERSIONS OF TL971, TL972, TL974:

• Automotive: TL971-Q1, TL972-Q1, TL974-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

#### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL971IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL972IDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TL972IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL972IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL974IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TL974IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL971IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL972IDGKR	MSOP	DGK	8	2500	358.0	335.0	35.0
TL972IDR	SOIC	D	8	2500	340.5	338.1	20.6
TL972IPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
TL974IDR	SOIC	D	14	2500	333.2	345.9	28.6
TL974IPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

## P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com