Asynchronous Clear

| TYPE | TYPICAL MAXIMUM CLOCK FREQUENCY | TYPICAL POWER DISSIPATION |
|--------|---------------------------------|---------------------------|
| ′164 | 36 MHz | 21 mW per bit |
| 'LS164 | 36 MHz | 10 mW per bit |

description


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup-time requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

The SN54164 and SN54LS164 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 $\,^{\circ}$ C. The SN74164 and SN74LS164 are characterized for operation from 0 $\,^{\circ}$ C to 70 $\,^{\circ}$ C.

SN54164, SN54LS164...J OR W PACKAGE SN74164...N PACKAGE SN74LS164...D OR N PACKAGE (TOP VIEW)

| | | 7 7 7 |
|----------------------|---|--------------------|
| ΑC | 1 | U14[2Vcc |
| в□ | 2 | 13 □ Q H |
| $a_A \Box$ | 3 | 12□ Q G |
| $\alpha_{B} \subset$ | 4 | 11 🗖 QF |
| $a_{C} \square$ | 5 | 10∏ Q _E |
| $\sigma_{D} \Box$ | 6 | 9 ☐ CLR |
| GND [| 7 | 8Dcrk |
| | | |

SN54LS164 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

| | INPUTS | OUTPUTS | | | | |
|-------|--------|---------|---|-----------------|-------------------|-------------------|
| CLEAR | CLOCK | Α | В | α_{A} | α _B | Q _H |
| L | X | Х | Х | L | L | L |
| Н | L | × | Х | Q _{A0} | o_{B0} | Q_{H0} |
| Н | 1 | н | Н | Н | Q_{An} | q_{Gn} |
| Н | 1 | L | X | L | \mathbf{Q}_{An} | \mathfrak{Q}_Gn |
| Н | ↑ | Х | L | L | Q_{An} | \mathbf{Q}_{Gn} |

H = high level (steady state), L = low level (steady state)


X = irrelevant (any input, including transitions)


↑ = transition from low to high level.


 ${
m Q}_{A0},\,{
m Q}_{B0},\,{
m Q}_{H0}$ = the level of ${
m Q}_A,\,{
m Q}_B,\,{
m or}\,\,{
m Q}_H,$ respectively, before the indicated steady-state input conditions were established.

 ${\bf Q}_{An},\,{\bf Q}_{Gn}$ = the level of ${\bf Q}_A$ or ${\bf Q}_G$ before the most-recent \uparrow transition of the clock; indicates a one-bit shift.


schematics of inputs and outputs








logic symbol†



 $^{^{\}dagger}$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

SN54164, SN74164 **8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

| absolute maximum ratings over oprating | ng free-air temperature range (unless otherwise noted) |
|--|--|
| Input voltage | |
| , | SN74164 |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | SN5416 | 4 | | N7416 | 4 | UNIT |
|--|-------------------------|--------|------|----------|--------------|------|------|
| | MIN NOM MAX MIN NOM MAX | UNIT | | | | | |
| Supply voltage, VCC | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | -400 | | | -400 | μΑ |
| Low-level output current, IQL | | | 8 | <u> </u> | | 8 | mA |
| Clock frequency, fclock | 0 | | 25 | 0 | | 25 | MHz |
| Width of clock or clear input pulse, tw | 20 | | | 20 | | | ns |
| Data setup time, t _{su} (see Figure 1) | 15 | | | 15 | | | ns |
| Data setup time, t _{SU} (Clear Inactive) (see Figure 1) | 20 | | | 20 | | | ns |
| Data hold time, th (see Figure 1) | 5 | | | 5 | - | | ns |
| Operating free-air temperature, TA | - 55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | SN54 | | 4 | SN74164 | | | דומט |
|-----------------|--|---|------|------|-------|---------|------|-------|-----------|
| PARAMETER | | TEST CONDITIONS [†] | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| VIH | High-level input voltage | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | 8.0 | | | 0.8 | \ \ \ \ \ |
| VIK | Input clamp voltage | V _{CC} = MIN, I _I = -12 mA | | | -1.5 | | | -1.5 | V |
| Voн | High-level output voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -400 μA | 2.4 | 3.2 | | 2.4 | 3.2 | | V |
| VOL | Low-level output voltage | V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 8 mA | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| <u> </u> | Input current at maximum input voltage | V _{CC} = MAX, V _I = 5.5 V, | | | 1 | | | 1 | mA |
| T _{IH} | High-level input current | V _{CC} = MAX, V ₁ = 2.4 V | | | 40 | | | 40 | μA |
| 111 | Low-level input current | V _{CC} = MAX, V _I = 0.4 V | | | -1.6 | | | -1.6 | mA |
| los | Short-circuit output current§ | V _{CC} = MAX | -10 | | -27.5 | -9 | | -27.5 | mA |
| ان ا | | $V_{CC} = MAX$, $V_{I(clock)} = 0.4 V$ | | 30 | | | 30 | | mA |
| Icc | Supply current | See Note 2 V _{I(clock)} = 2.4 V | + | 37 | 54 | | 37 | 54 |]'''` |

[†] For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V, applied to clear.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{ C}$

| | PARAMETER | TEST CONDIT | IONS | MIN | TYP | MAX | UNIT |
|------------------|--|--------------|-------------------------|-----|-----|-----|------|
| f _{max} | Maximum clock frequency | | C _L = 15 pF | 25 | 36 | | MHz |
| | Propagation delay time, high-to-low-level | 1 i | C _L = 15 pF | | 24 | 36 | ns |
| ^t PHL | Ω outputs from clear input $R_1 = 800 \Omega$, | B 500 G | C _L = 50 pF | | 28 | 42 | 1 |
| | Propagation delay time, low-to-high-level | | C _{L.} = 15 pF | 8 | 17 | 27 | ns |
| ^t PLH | Q outputs from clock input | See Figure 1 | C _L = 50 pF | 10 | 20 | 30 |] "" |
| | Propagation delay time, high-to-low-level | | C _L = 15 pF | 10 | 21 | 32 | ns |
| tPHL | | | C _L = 50 pF | 10 | 25 | 37 |] |



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than two outputs should be shorted at a time.

SN54LS164, SN74LS164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

| absolute maximum ratings over operating free-air temperature range (unless other | wise noted) |
|--|----------------|
| Supply voltage, VCC (see Note 1) | 7 V |
| Input voltage | 7 V |
| Operating free-air temperature range: SN54LS164 | -55°C to 125°C |
| SN74LS164 | 0°C to 70°C |
| Storage temperature range | -65°C to 150°C |
| NOTE 1. Voltage values are with respect to network ground terminal | |

recommended operating conditions

| | | SN54LS164 | | | S | | | |
|-----------------|--|-----------|-----|-------|------|-----|-------|------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| VIH | High-level input voltage | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | 0.7 | | | 0.8 | V |
| ЮН | High-level output current | | | - 0.4 | | | - 0.4 | mΑ |
| lOL | Low-level output current | | | 4 | | | 8 | mA |
| fclock | Clock frequency | 0 | | 25 | 0 | | 25 | MHz |
| tw | Width of clock or clear input pulse | 20 | | | 20 | | | ns |
| t _{su} | Data setup time (See Figure 1) | 15 | | | 15 | | | ns |
| t _{su} | Clear inactive setup time (See Figure 1) | 20 | | | 20 | | _ | ns |
| th | Data hold time (See Figure 1) | 5 | | | 5 | | | ns |
| TA | Operating free-air temperature | - 55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| 0.404.45750 | TEST CONDITIONS [†] | | | SN54LS164 | | | S | UNIT | | | |
|----------------|--|------------------------|-----------------|------------------------|------|------------------|-------|------|------------------|---------------|------|
| PARAMETER | 15 | SI CONDITIONS | o ' | | MIN | TYP [‡] | MAX | MIN | TYP [‡] | MAX | UNII |
| VIK | V _{CC} = MIN, I | = -18 mA | | · | | | - 1.5 | | | - 1 .5 | > |
| Voн | $V_{CC} = MIN,$ $I_{OH} = -0.4 \text{ mA}$ | | ۷ _{IL} | = MAX, | 2.5 | 3.5 | | 2.7 | 3.5 | | ٧ |
| | V _{CC} = MIN, | V _{IH} = 2 V, | | I _{OL} = 4 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | $V_{IL} = MAX$ | | | I _{OL} = 8 mA | | | | | 0.35 | 0.5 | ľ |
| l _l | V _{CC} = MAX, \ | V _I = 7 V | | | - | | 0.1 | | | 0.1 | mA |
| <u>ин</u> | V _{CC} = MAX, | V _I = 2.7 V | | | | 20 | | | 20 | | μΑ |
| IIL . | V _{CC} = MAX, | V ₁ = 0.4 V | | | | | -0.4 | | | -0.4 | mA |
| los | V _{CC} = MAX | | | | - 20 | | - 100 | - 20 | | - 100 | mA |
| lcc | V _{CC} = MAX, S | See Note 3 | | | | 16 | 27 | | 16 | 27 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|--|-------------------------------------|-----|-----|-----|------|
| fmax | Maximum clock frequency | | 25 | 36 | | MHz |
| ^t PHL | Propagation delay time, high-to-low-level Q outputs from clear input | $R_L = 2 k\Omega$, $C_L = 15 pF$, | | 24 | 36 | ns |
| ^t PLH | Propagation delay time, low-to-high-level Q outputs from clock input | See Figure 1 | | 17 | 27 | ns |
| ^t PHL | Propagation delay time, high-to-low-level Q outputs from clock input | _ | | 21 | 32 | ns |




 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

⁵Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 3: I_{CC} is measured with outputs open, serial inputs grounded, the clock input at 2.4 V, and a momentary ground, then 4.5 V applied to clear.

SN54164, SN54LS164, SN74164, SN74LS164 **8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS**

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. The pulse generators have the following characteristics: duty cycle \leq 50%, $Z_{out} \approx$ 50 Ω ; for '164, $t_{f} \leq$ 10 ns, $t_{f} \leq$ 10 ns; and for 'LS164, $t_r \le 15 \text{ ns}, t_f \le 6 \text{ ns}.$
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. QA output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.
 - E. Outputs are set to the high level prior to the measurement of tpHL from the clear input.
 - F. For '164, $V_{ref} = 1.5 \text{ V}$; for 'LS164, $V_{ref} = 1.3 \text{ V}$.

FIGURE 1-SWITCHING TIMES



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated