**DGG PACKAGE** 

SCES411B - AUGUST 2002 - REVISED APRIL 2003

- **Member of the Texas Instruments** Widebus™ Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
- **Pinout and Functionality Compatible With JEDEC Standard SSTV16857**
- 600 ps Faster (Simultaneous Switching) Than JEDEC Standard SSTV16857 in **PC2700 DIMM Applications**
- **Output Edge-Control Circuitry Minimizes Switching Noise in Unterminated DIMM** Load
- **Outputs Meet SSTL 2 Class I Specifications**
- Supports SSTL\_2 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the **RESET** Input
- **RESET** Input Disables Differential Input Receivers, Resets All Registers, and **Forces All Outputs Low**
- Flow-Through Architecture Optimizes PCB Lavout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### (TOP VIEW) 48 **N** D1 Q1 [ Q2 **[**] 2 47 D2 GND 3 46 GND V<sub>DDQ</sub> 4 45 V<sub>CC</sub> 44 🛮 D3 Q3 **1** 5 Q4 **[**] 6 43 D4 Q5 **1**7 42 D5 41 D6 GND ∏8 V<sub>DDQ</sub> [] 9 40 ∏ D7 Q6 $\Pi$ 10 39 T CLK Q7 [] 11 38 CLK 37 🛮 V<sub>CC</sub> V<sub>DDQ</sub> [] 12 GND [] 13 36 | GND 35 🛮 V<sub>REF</sub> Q8 **1**14 Q9 **[**] 15 34 RESET V<sub>DDQ</sub> [] 16 33 D8 32 D9 GND ∏17 Q10 18 31 **∏** D10 30 D11 Q11 **1**19 Q12 **[**] 20 29 D12 V<sub>DDQ</sub> **□** 21 28 V<sub>CC</sub> GND [] 22 27 | GND Q13 23 26 D13 Q14 **1**24 25 D14

#### description/ordering information

This 14-bit registered buffer is designed for 2.3-V to 2.7-V V<sub>CC</sub> operation.

All inputs are SSTL\_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL\_2 Class I specifications.

The SN74SSTVF16857 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

#### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
0°C to 70°C	TSSOP – DGG Tape and reel		C TSSOP – DGG Tape and reel		SN74SSTVF16857GR	SSTVF16857

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCES411B - AUGUST 2002 - REVISED APRIL 2003

### description/ordering information (continued)


The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V<sub>REF</sub>) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

#### **FUNCTION TABLE**

	INPUTS						
RESET CLK		CLK	D	Q			
Н	1	$\downarrow$	Н	Н			
Н	$\uparrow$	$\downarrow$	L	L			
Н	L or H	L or H	Χ	$Q_0$			
L	X, or floating	X, or floating	X, or floating	L			

# logic diagram (positive logic)



To 13 Other Channels

SCES411B - AUGUST 2002 - REVISED APRIL 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> or V <sub>DDQ</sub>	–0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>DDQ</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ C } < 0)$	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDO}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ )	±50 mA
Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	70°C/W
Storage temperature range, T <sub>Stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 3.6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

# recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		$V_{DDQ}$		2.7	V
.,	0	PC1600, PC2100, PC2700	2.3		2.7	.,
$V_{DDQ}$	Output supply voltage	PC3200	2.5		2.7	V
.,	Defended and (V	PC1600, PC2100, PC2700	1.15	1.25	1.35	V
$V_{REF}$	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	PC3200	1.25	1.3	1.35	V
VI	Input voltage		0		VCC	V
$V_{IH}$	AC high-level input voltage	Data inputs	V <sub>REF</sub> +310mV			V
$V_{IL}$	AC low-level input voltage	Data inputs			V <sub>REF</sub> -310mV	V
VIH	DC high-level input voltage	Data inputs	V <sub>REF</sub> +150mV			V
VIL	DC low-level input voltage	Data inputs			V <sub>REF</sub> -150mV	V
VIH	High-level input voltage	RESET	1.7			V
VIL	Low-level input voltage	RESET			0.7	V
VICR	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	360			mV
lOH	High-level output current	•			-16	mA
lOL	Low-level output current				16	mA
TA	Operating free-air temperature	0		70	°C	

NOTE 4: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74SSTVF16857 **14-BIT REGISTERED BUFFER** WITH SSTL 2 INPUTS AND OUTPUTS SCES411B - AUGUST 2002 - REVISED APRIL 2003

# electrical characteristics for PC1600, PC2100, and PC2700 over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	TYP	MAX	UNIT
VIK		I <sub>I</sub> = -18 mA		2.3 V			-1.2	V
V		$I_{OH} = -100  \mu A$		2.3 V to 2.7 V	V <sub>DDQ</sub> -	0.2		V
Vон		$I_{OH} = -8 \text{ mA}$	2.3 V	1.95			V	
\/ - ·		$I_{OL} = 100 \mu\text{A}$ 2.3		2.3 V to 2.7 V			0.2	V
VOL		I <sub>OL</sub> = 8 mA		2.3 V			0.35	V
IĮ	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
	Static standby	RESET = GND		0.7.1/			10	μΑ
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V		8 2	25	mA
	Dynamic operating – clock only	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				28		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	IO = 0	2.5 V				μΑ/ clock MHz/ D input
	Data inputs	$V_{I} = V_{REF} \pm 310 \text{ mV}$ 2.8		2.5	3	3.5		
Ci	CLK, CLK	$V_{ICR} = 1.25 \text{ V}, V_{I(PP)} = 360 \text{mV}$		2.5 V	2.5	3	3.5	pF
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			2.3	3	3.5	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

### electrical characteristics for PC3200 over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub> AND V <sub>DDQ</sub>	MIN	TYP	MAX	UNIT
VIK		I <sub>I</sub> = -18 mA		2.5 V			-1.2	V
V		I <sub>OH</sub> = -100 μA		2.5 V to 2.7 V	V <sub>DDQ</sub> -	0.2		٧
VOH		I <sub>OH</sub> = -8 mA		2.5 V	1.95			V
V		I <sub>OL</sub> = 100 μA		2.5 V to 2.7 V			0.2	V
VOL	_	I <sub>OL</sub> = 8 mA		2.5 V			0.35	V
lį	All inputs	$V_I = V_{CC}$ or GND		2.7 V			±5	μΑ
1	Static standby	RESET = GND	1- 0	0.7.1/			10	μΑ
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	2.7 V			25	mA
	Dynamic operating – clock only	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle				28		μΑ/ MHz
ICCD	Dynamic operating – per each data input	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle	I <sub>O</sub> = 0	2.6 V		7	7	μΑ/ clock MHz/ D input
	Data inputs	$V_I = V_{REF} \pm 310 \text{ mV}$			2.5	3	3.5	
Ci	CLK, CLK	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360mV		2.6 V	2.5	3	3.5	pF
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			2.3	3	3.5	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.6 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> =		V <sub>CC</sub> =	2.6 V V†	UNIT
				MIN	MAX	MIN	MAX	
fclock	f <sub>clock</sub> Clock frequency				250		250	MHz
t <sub>W</sub>	Pulse duration, CLK, CLK high or low			2		2		ns
t <sub>act</sub>	t Differential inputs active time (see Note 5)				22		22	ns
tinact	Differential inputs i	Differential inputs inactive time (see Note 6)			22		22	ns
	Outro Car	Fast slew rate (see Notes 7 and 9)	B	0.75		0.75		
t <sub>su</sub>	Setup time	Slow slew rate (see Notes 8 and 9)	Data before CLK↑, CLK↓	0.9		0.9		ns
4.	Hold time	Fast slew rate (see Notes 7 and 9)	Data after CLK↑, CLK↓ 0.75	0.75		0.75		
th	Hold time	Slow slew rate (see Notes 8 and 9)		0.9		0.9		ns

 $<sup>^{\</sup>dagger}$  For this test condition,  $V_{\mbox{\scriptsize DDQ}}$  always is equal to  $V_{\mbox{\scriptsize CC}}.$ 

NOTES: 5. VREF must be held at a valid input level and data inputs must be held low for a minimum time of tact max, after RESET is taken high.

- 6. V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken
- 7. For data signal input slew rate ≥1 V/ns.
- 8. For data signal input slew rate ≥0.5 V/ns and <1 V/ns.
- 9. CLK, CLK signals input slew rates are ≥1 V/ns.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO	TO $\pm 0.2 \text{ V}^{\dagger}$	V <sub>CC</sub> = 2.6 V ± 0.1 V <sup>†</sup>		UNIT	
	(INPOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
f <sub>max</sub>			250		250		MHz
t <sub>pd</sub> ‡	CLK and CLK	Q	1.1	2.6	1.1	2.6	ns
<sup>t</sup> PHL	RESET	Q		5		5	ns

<sup>†</sup> For this test condition, VDDQ always is equal to VCC.



<sup>‡</sup> Single bit switching

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O}$  = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $V_{REF} = V_{DDQ}/2$
- F.  $V_{IH} = V_{REF} + 310 \text{ mV}$  (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
- G.  $V_{IL} = V_{REF} 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



# DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated