

# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL\_2 INPUTS AND OUTPUTS

SCES297C – FEBRUARY 2000 – REVISED FEBRUARY 2003

- Member of Texas Instruments Widebus™ Family
- 1-to-2 Outputs to Support Stacked DDR DIMMs
- Supports SSTL\_2 Data Inputs
- Outputs Meet SSTL\_2 Class II Specifications
- Differential Clock (CLK and  $\overline{\text{CLK}}$ ) Inputs
- Supports LVCMOS Switching Levels on the  $\overline{\text{RESET}}$  Input
- $\overline{\text{RESET}}$  Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Pinout Optimizes DIMM PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### description/ordering information

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V  $V_{CC}$  operation.

All inputs are SSTL\_2, except the LVCMOS reset ( $\overline{\text{RESET}}$ ) input. All outputs are SSTL\_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low.

The device supports low-power standby operation. When  $\overline{\text{RESET}}$  is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{REF}$ ) inputs are allowed. In addition, when  $\overline{\text{RESET}}$  is low, all registers are reset and all outputs are forced low. The LVCMOS  $\overline{\text{RESET}}$  input always must be held at a valid logic high or low level.

DGG PACKAGE  
(TOP VIEW)

Q13A	1	64	$V_{DDQ}$
Q12A	2	63	GND
Q11A	3	62	D13
Q10A	4	61	D12
Q9A	5	60	$V_{CC}$
$V_{DDQ}$	6	59	$V_{DDQ}$
GND	7	58	GND
Q8A	8	57	D11
Q7A	9	56	D10
Q6A	10	55	D9
Q5A	11	54	GND
Q4A	12	53	D8
Q3A	13	52	D7
Q2A	14	51	$\overline{\text{RESET}}$
GND	15	50	GND
Q1A	16	49	$\overline{\text{CLK}}$
Q13B	17	48	CLK
$V_{DDQ}$	18	47	$V_{DDQ}$
Q12B	19	46	$V_{CC}$
Q11B	20	45	$V_{REF}$
Q10B	21	44	D6
Q9B	22	43	GND
Q8B	23	42	D5
Q7B	24	41	D4
Q6B	25	40	D3
GND	26	39	GND
$V_{DDQ}$	27	38	$V_{DDQ}$
Q5B	28	37	$V_{CC}$
Q4B	29	36	D2
Q3B	30	35	D1
Q2B	31	34	GND
Q1B	32	33	$V_{DDQ}$

### ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	QFN – RGQ	Tape and reel	SN74SSTV16859RGQR	SS859
	TSSOP – DGG	Tape and reel	SN74SSTV16859DGGR	SSTV16859

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 2003, Texas Instruments Incorporated

SN74SSTV16859  
13-BIT TO 26-BIT REGISTERED BUFFER  
WITH SSTL\_2 INPUTS AND OUTPUTS

SCES297C – FEBRUARY 2000 – REVISED FEBRUARY 2003

description/ordering information (continued)

To ensure defined outputs from the register before a stable clock has been supplied,  $\overline{\text{RESET}}$  must be held in the low state during power up.




† The center die pad must be connected to GND.

FUNCTION TABLE

INPUTS				OUTPUT Q
RESET	CLK	CLK	D	
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Q <sub>0</sub>
L	X or floating	X or floating	X or floating	L

**logic diagram (positive logic)**



Pin numbers shown are for the DGG package.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ or $V_{DDQ}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	–0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DDQ}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ )	±50 mA
Continuous current through each $V_{CC}$ , $V_{DDQ}$ , or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	64°C/W
(see Note 4): RGQ package	22°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 3.6 V maximum.
  3. The package thermal impedance is calculated in accordance with JESD 51-7.
  4. The package thermal impedance is calculated in accordance with JESD 51-5.

# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER

### WITH SSTL\_2 INPUTS AND OUTPUTS

SCES297C – FEBRUARY 2000 – REVISED FEBRUARY 2003

#### recommended operating conditions (see Note 5)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		V <sub>DDQ</sub>		2.7	V
V <sub>DDQ</sub>	Output supply voltage		2.3		2.7	V
V <sub>REF</sub>	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)		1.15	1.25	1.35	V
V <sub>TT</sub>	Termination voltage		V <sub>REF</sub> -40mV	V <sub>REF</sub>	V <sub>REF</sub> +40mV	V
V <sub>I</sub>	Input voltage		0		V <sub>CC</sub>	V
V <sub>IH</sub>	AC high-level input voltage	Data inputs	V <sub>REF</sub> +310mV			V
V <sub>IL</sub>	AC low-level input voltage	Data inputs			V <sub>REF</sub> -310mV	V
V <sub>IH</sub>	DC high-level input voltage	Data inputs	V <sub>REF</sub> +150mV			V
V <sub>IL</sub>	DC low-level input voltage	Data inputs			V <sub>REF</sub> -150mV	V
V <sub>IH</sub>	High-level input voltage	RESET	1.7			V
V <sub>IL</sub>	Low-level input voltage	RESET			0.7	V
V <sub>ICR</sub>	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	360			mV
I <sub>OH</sub>	High-level output current				-20	mA
I <sub>OL</sub>	Low-level output current				20	
T <sub>A</sub>	Operating free-air temperature		0		70	°C

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> <sup>†</sup>	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>IK</sub>		I <sub>I</sub> = −18 mA	2.3 V			−1.2	V
V <sub>OH</sub>		I <sub>OH</sub> = −100 μA	2.3 V to 2.7 V	V <sub>DDQ</sub> −0.2			V
		I <sub>OH</sub> = −16 mA	2.3 V	1.95			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 16 mA	2.3 V			0.35	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	2.7 V			±5	μA
I <sub>CC</sub>	Static standby	RESET = GND	2.7 V			10	μA
	Static operating	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC)				40	mA
I <sub>CCD</sub>	Dynamic operating – clock only	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC), CLK and CLK switching 50% duty cycle	2.5 V		30		μA/ MHz
	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH</sub> (AC) or V <sub>IL</sub> (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle			10		μA/ clock MHz/ D input
r <sub>OH</sub>	Output high	I <sub>OH</sub> = −20 mA	2.3 V to 2.7 V	7		20	Ω
r <sub>OL</sub>	Output low	I <sub>OL</sub> = 20 mA	2.3 V to 2.7 V	7		20	Ω
r <sub>O(Δ)</sub>	r <sub>OH</sub> − r <sub>OL</sub>	I <sub>O</sub> = 20 mA, T <sub>A</sub> = 25°C, One output	2.5 V			6	Ω
C <sub>i</sub> <sup>§</sup>	Data inputs	V <sub>I</sub> = V <sub>REF</sub> ± 310 mV	2.5 V	2.5	3	3.5	pF
	CLK, CLK	V <sub>ICR</sub> = 1.25 V, V <sub>I</sub> (PP) = 360mV		2.5	3	3.5	
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			3		

† For this test condition, V<sub>DDQ</sub> always is equal to V<sub>CC</sub>.

‡ All typical values are at V<sub>CC</sub> = 2.5 V, T<sub>A</sub> = 25°C.

§ Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package.



**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

			$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}^\dagger$		UNIT
			MIN	MAX	
$f_{\text{clock}}$	Clock frequency		200		MHz
$t_w$	Pulse duration, CLK, $\overline{\text{CLK}}$ high or low		2.5		ns
$t_{\text{act}}$	Differential inputs active time (see Note 6)		22		ns
$t_{\text{inact}}$	Differential inputs inactive time (see Note 7)		22		ns
$t_{\text{su}}$	Setup time, fast slew rate (see Notes 8 and 10)	Data before $\text{CLK}\uparrow$ , $\overline{\text{CLK}}\downarrow$	0.75		ns
	Setup time, slow slew rate (see Notes 9 and 10)		0.9		
$t_h$	Hold time, fast slew rate (see Notes 8 and 10)	Data after $\text{CLK}\uparrow$ , $\overline{\text{CLK}}\downarrow$	0.75		ns
	Hold time, slow slew rate (see Notes 9 and 10)		0.9		

<sup>†</sup> For this test condition,  $V_{DDQ}$  always is equal to  $V_{CC}$ .

- NOTES: 6.  $V_{REF}$  must be held at a valid input level, and data inputs must be held low for a minimum time of  $t_{\text{act}}$  max, after  $\overline{\text{RESET}}$  is taken high.  
 7.  $V_{REF}$ , data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of  $t_{\text{inact}}$  max, after  $\overline{\text{RESET}}$  is taken low.  
 8. For data signal input slew rate  $\geq 1\text{ V/ns}$   
 9. For data signal input slew rate  $\geq 0.5\text{ V/ns}$  and  $< 1\text{ V/ns}$   
 10. CLK,  $\overline{\text{CLK}}$  signals input slew rates are  $\geq 1\text{ V/ns}$ .

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}^\dagger$		UNIT
			MIN	MAX	
$f_{\text{max}}$			200		MHz
$t_{\text{pd}}$	CLK and $\overline{\text{CLK}}$	Q	1.1	2.8	ns
$t_{\text{PHL}}$	$\overline{\text{RESET}}$	Q		5	ns

<sup>†</sup> For this test condition,  $V_{DDQ}$  always is equal to  $V_{CC}$ .


# SN74SSTV16859

## 13-BIT TO 26-BIT REGISTERED BUFFER

### WITH SSTL\_2 INPUTS AND OUTPUTS

SCES297C – FEBRUARY 2000 – REVISED FEBRUARY 2003

#### PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_O = 0$  mA.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ , input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise noted).
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{DDQ}/2$
  - F.  $V_{IH} = V_{REF} + 310$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVC MOS input.
  - G.  $V_{IL} = V_{REF} - 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = \text{GND}$  for LVC MOS input.
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## RGQ (S-PQFP-N56)

## PLASTIC QUAD FLATPACK




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad may be electrically connected to ground.
  - E. Package registration with JEDEC MO-220 variation VLLD-2.

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265