SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

- Member of the Texas Instruments Widebus+™ Family
- Pinout Optimizes DDR2 DIMM PCB Layout
- Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer
- Chip-Select Inputs Gate the Data Outputs from Changing State and Minimizes System Power Consumption
- Output Edge-Control Circuitry Minimizes Switching Noise in an Unterminated Line
- Supports SSTL\_18 Data Inputs
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the Control and RESET Inputs

- Checks Parity on DIMM-Independent Data Inputs
- Able to Cascade with a Second SN74SSTU32866A
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low, Except QERR
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description/ordering information

This 25-bit 1:1 or 14-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V  $V_{CC}$  operation. In the 1:1 pinout configuration, only 1 device per DIMM is required to drive 9 SDRAM loads. In the 1:2 pinout configuration, 2 devices per DIMM are required to drive 18 SDRAM loads.

All inputs are SSTL\_18, except the reset (RESET) and control (Cn) inputs which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL\_18 specifications, except the open-drain error (QERR) output.

The SN74SSTU32866A buffer operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Data are registered at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low.

The SN74SSTU32866A buffer accepts a parity bit from the memory controller on the parity bit (PAR\_IN) input, compares it with the data received on the DIMM-independent D-inputs (D2–D3, D5–D6, D8–D25 when C0 = 0 and C1 = 0; D2–D3, D5–D6, D8–D14 when C0 = 0 and C1=1; or D1–D6, D8–D13 when C0 = 1 and C1 = 1) and indicates whether a parity error has occurred on the open-drain  $\overline{\text{QERR}}$  pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs, combined with the parity input bit. To calculate parity, all DIMM-independent data inputs must be tied to a known logic state.

When used as a single device, the C0 and C1 inputs are tied low. In this configuration, parity is checked on the PAR\_IN input signal, which arrives one cycle after the input data to which it applies. Two clock cycles after the data are registered, the corresponding partial-parity-out (PPO) and QERR signals are generated.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	LFBGA – ZKE	Tape and reel	SN74SSTU32866AZKER	SU866A

<sup>&</sup>lt;sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

#### description/ordering information (continued)

When used in pairs, the C0 input of the first register is tied low, and the C0 input of the second register is tied high. The C1 input of both registers is tied high. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR\_IN input signal of the first device. Two clock cycles after the data are registered, the corresponding PPO and QERR signals are generated on the second device. The PPO output of the first register is cascaded to the PAR\_IN of the second SN74SSTU32866A. The QERR output of the first SN74SSTU32866A is left floating, and the valid error information is latched on the QERR output of the second SN74SSTU32866A.

If an error occurs and the QERR output is driven low, then it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, then the QERR output is driven low and latched low for a clock duration equal to the parity-error duration or until RESET is driven low. The DIMM-dependent signals (DCKE, DCS, DODT, and CSR) are not included in the parity-check computation.

The C0 input controls the pinout configuration of the 1:2 pinout from register-A configuration (when low) to register-B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high). C0 and C1 must not be switched during normal operation. They must be hard-wired to a valid low or high level to configure the register in the desired mode. In the 25-bit 1:1 pinout configuration, the A6, D6, and H6 terminals are driven low and are do-not-use (DNU) pins.

In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CLK and CLK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register is cleared, and the data outputs are driven low quickly, relative to the time required to disable the differential input receivers. However, when coming out of reset, the register becomes active quickly, relative to the time required to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SN74SSTU32866A ensures that the outputs remain low, thus ensuring there will be no glitches on the output.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V<sub>REF</sub>) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low, except QERR. The LVCMOS RESET and Cn inputs always must be held at a valid logic high or low level.

The device also supports low-power active operation by monitoring both system chip select (DCS and CSR) inputs and gates the Qn and PPO outputs from changing states when both  $\overline{DCS}$  and  $\overline{CSR}$  inputs are high. If either  $\overline{DCS}$  or  $\overline{CSR}$  input is low, then the Qn and PPO outputs function normally. Also, if the internal low-power signal ( $\overline{LPS1}$ ) is high (one cycle after  $\overline{DCS}$  and  $\overline{CSR}$  go high), then the device gates the  $\overline{QERR}$  output from changing states. If  $\overline{LPS1}$  is low, then the  $\overline{QERR}$  output functions normally. The  $\overline{RESET}$  input has priority over the  $\overline{DCS}$  and  $\overline{CSR}$  control and, when driven low, forces the Qn and PPO outputs low and forces the  $\overline{QERR}$  output high. If the  $\overline{DCS}$  control functionality is not desired, then the  $\overline{CSR}$  input can be hard-wired to ground, in which case the setup-time requirement for  $\overline{DCS}$  is the same as for the other D data inputs. To control the low-power mode with  $\overline{DCS}$  only, the  $\overline{CSR}$  input must be pulled up to  $V_{CC}$  through a pullup resistor.

The two  $V_{REF}$  pins (A3 and T3) are connected together internally by approximately 150  $\Omega$ . However, it is necessary to connect only one of the two  $V_{REF}$  pins to the external  $V_{REF}$  power supply. An unused  $V_{REF}$  pin must be terminated with a  $V_{REF}$  coupling capacitor.



SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

# ZKE PACKAGE (TOP VIEW)

2 3 4 5 6

#### 000000 Α 000000 В С 000000 000000 D 000000 Ε 000000 F 000000 G 000000 Н 000000 J 000000 Κ 000000 L 000000 М Ν 000000 000000 Ρ 000000 R 000000 Т

## terminal assignments for 1:1 register (C0 = 0, C1 = 0)

	1	2	3	4	5	6
Α	D1 (DCKE)	PPO	V <sub>REF</sub>	Vcc	Q1 (QCKE)	DNU
В	D2	D15	GND	GND	Q2	Q15
С	D3	D16	VCC	Vcc	Q3	Q16
D	D4 (DODT)	QERR	GND	GND	Q4 (QODT)	DNU
Е	D5	D17	VCC	Vcc	Q5	Q17
F	D6	D18	GND	GND	Q6	Q18
G	PAR_IN	RESET	VCC	VCC	C1	C0
Н	CLK	D7 (DCS)	GND	GND	Q7 (QCS)	DNU
J	CLK	CSR	VCC	Vcc	NC	NC
K	D8	D19	GND	GND	Q8	Q19
L	D9	D20	VCC	Vcc	Q9	Q20
M	D10	D21	GND	GND	Q10	Q21
N	D11	D22	Vcc	Vcc	Q11	Q22
Р	D12	D23	GND	GND	Q12	Q23
R	D13	D24	Vcc	Vcc	Q13	Q24
Т	D14	D25	VREF	Vcc	Q14	Q25


Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection




## logic diagram for 1:1 register configuration (positive logic); C0 = 0, C1 = 0



To 21 Other Channels (D3, D5, D6, D8-D25)



## parity logic diagram for 1:1 register configuration (positive logic); C0 = 0, C1 = 0



SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

ZKE PACKAGE	
(TOP VIEW)	

#### 1 2 3 4 5 6 000000 Α 000000 В 000000 С 000000 D 000000 Ε 000000 F 000000 G 000000 Н 000000 J 000000 K 000000 L 000000 M Ν 000000 000000 Р 000000 R Т 000000

## terminal assignments for 1:2 register-A (C0 = 0, C1 = 1)


	1	2	3	4	5	6
Α	D1 (DCKE)	PPO	V <sub>REF</sub>	Vcc	Q1A (QCKEA)	Q1B (QCKEB)
В	D2	DNU	GND	GND	Q2A	Q2B
С	D3	DNU	Vcc	Vcc	Q3A	Q3B
D	D4 (DODT)	QERR	GND	GND	Q4A (QODTA)	Q4B (QODTB)
E	D5	DNU	VCC	Vcc	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	PAR_IN	RESET	Vcc	Vcc	C1	CO
Н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	Vcc	Vcc	NC	NC
K	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	Vcc	Vcc	Q9A	Q9B
M	D10	DNU	GND	GND	Q10A	Q10B
N	D11	DNU	VCC	Vcc	Q11A	Q11B
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	VCC	VCC	Q13A	Q13B
Т	D14	DNU	V <sub>REF</sub>	VCC	Q14A	Q14B

Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use


NC - No internal connection

## logic diagram for 1:2 register-A configuration (positive logic); C0 = 0, C1 = 1





## parity logic diagram for 1:2 register-A configuration (positive logic); C0 = 0, C1 = 1





SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

# ZKE PACKAGE (TOP VIEW)

2 3 4 5 6

#### 000000 Α 000000 В 000000 С 000000 D 000000 Ε 000000 F 000000 G 000000 Н 000000 J 000000 Κ 000000 L 000000 M 000000 Ν 000000 Ρ 000000 R 000000 Т

## terminal assignments for 1:2 register-B (C0 = 1, C1 = 1)


	1	2	3	4	5	6
Α	D1	PPO	V <sub>REF</sub>	Vcc	Q1A	Q1B
В	D2	DNU	GND	GND	Q2A	Q2B
С	D3	DNU	Vcc	VCC	Q3A	Q3B
D	D4	QERR	GND	GND	Q4A	Q4B
Е	D5	DNU	Vcc	VCC	Q5A	Q5B
F	D6	DNU	GND	GND	Q6A	Q6B
G	PAR_IN	RESET	Vcc	VCC	C1	C0
н	CLK	D7 (DCS)	GND	GND	Q7A (QCSA)	Q7B (QCSB)
J	CLK	CSR	Vcc	Vcc	NC	NC
K	D8	DNU	GND	GND	Q8A	Q8B
L	D9	DNU	Vcc	Vcc	Q9A	Q9B
M	D10	DNU	GND	GND	Q10A	Q10B
N	D11 (DODT)	DNU	Vcc	Vcc	Q11A (QODTA)	Q11B (QODTB)
Р	D12	DNU	GND	GND	Q12A	Q12B
R	D13	DNU	Vcc	VCC	Q13A	Q13B
т	D14 (DCKE)	DNU	V <sub>REF</sub>	Vcc	Q14A (QCKEA)	Q14B (QCKEB)

Each pin name in parentheses indicates the DDR2 DIMM signal name.

DNU - Do not use

NC - No internal connection


## logic diagram for 1:2 register-B configuration (positive logic); C0 = 1, C1 = 1



To 10 Other Channels (D2-D6, D8-D10, D12-D13)



## parity logic diagram for 1:2 register-B configuration (positive logic); C0 = 1, C1 = 1



SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

#### **TERMINAL FUNCTIONS**

TERMINAL NAME	DESCRIPTION	ELECTRICAL CHARACTERISTICS
GND	Ground	Ground input
VCC	Power-supply voltage	1.8 V nominal
V <sub>REF</sub>	Input reference voltage	0.9 V nominal
CLK	Positive master clock input	Differential input
CLK	Negative master clock input	Differential input
C0, C1	Configuration control input. Register A or Register B and 1:1 mode or 1:2 mode select.	LVCMOS input
RESET	Asynchronous reset input. Resets registers and disables V <sub>REF</sub> , data, and clock differential-input receivers. When RESET is low, all Q outputs are forced low and the QERR output is forced high.	LVCMOS input
D1-D25	Data input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.	SSTL_18 inputs
CSR, DCS	Chip select inputs. Disables D1–D25 <sup>†</sup> outputs switching when both inputs are high.	SSTL_18 inputs
DODT	The outputs of this register bit will not be suspended by the DCS and CSR control	SSTL_18 input
DCKE	The outputs of this register bit will not be suspended by the DCS and CSR control	SSTL_18 input
PAR_IN	Parity input. Arrives one clock cycle after the corresponding data input.	SSTL_18 input
Q1-Q25 <sup>‡</sup>	Data outputs that are suspended by the DCS and CSR control	1.8 V CMOS outputs
PPO	Partial parity out. Indicates odd parity of inputs D1–D25.†	1.8 V CMOS output
QCS	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
QODT	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
QCKE	Data output that will not be suspended by the DCS and CSR control	1.8 V CMOS output
QERR	Output error bit. Timing is determined by the device mode.	Open-drain output
NC	No internal connection	
DNU	Do not use. Inputs are in standby-equivalent mode, and outputs are driven low.	

<sup>†</sup> Data inputs = D2, D3, D5, D6, D8–D25 when C0 = 0 and C1 = 0

#### **FUNCTION TABLES**

	INPUTS							
RESET	DCS	CSR	CLK	CLK	Dn	Qn		
Н	L	Χ	1	$\downarrow$	L	L		
Н	L	X	$\uparrow$	$\downarrow$	Н	Н		
Н	X	L	$\uparrow$	$\downarrow$	L	L		
Н	Χ	L	$\uparrow$	$\downarrow$	Н	Н		
Н	Н	Н	$\uparrow$	$\downarrow$	Χ	Q <sub>0</sub>		
Н	Χ	Χ	L or H	L or H	Χ	$Q_0$		
L	X or floating	L						



Data inputs = D2, D3, D5, D6, D8-D14 when C0 = 0 and C1 = 1

Data inputs = D1-D6, D8-D10, D12, D13 when C0 = 1 and C1 = 1.

<sup>‡</sup> Data outputs = Q2, Q3, Q5, Q6, Q8–Q25 when C0 = 0 and C1 = 0

Data outputs = Q2, Q3, Q5, Q6, Q8-Q14 when C0 = 0 and C1 = 1

Data outputs = Q1-Q6, Q8-Q10, Q12, Q13 when C0 = 1 and C1 = 1.

## **Function Tables (Continued)**

	INPUTS						
RESET	CLK	CLK	DCKE, DCS, DODT	QCKE, QCS, QODT			
Н	<b>↑</b>	$\downarrow$	Н	Н			
Н	$\uparrow$	$\downarrow$	L	L			
Н	L or H	L or H	Х	Q <sub>0</sub>			
L	X or floating	X or floating	X or floating	L			

#### PARITY AND STANDBY FUNCTION

	INPUTS							
RESET	CLK	CLK	DCS	CSR	$\Sigma$ OF INPUTS = H D1-D25 $\dagger$	PAR_IN‡	PPO	QERR§
Н	1	$\downarrow$	L	Х	Even	L	L	Н
Н	$\uparrow$	$\downarrow$	L	X	Odd	L	Н	L
Н	$\uparrow$	$\downarrow$	L	X	Even	Н	Н	L
Н	$\uparrow$	$\downarrow$	L	Χ	Odd	Н	L	Н
Н	$\uparrow$	$\downarrow$	Н	L	Even	L	L	Н
Н	$\uparrow$	$\downarrow$	Н	L	Odd	L	Н	L
Н	$\uparrow$	$\downarrow$	Н	L	Even	Н	Н	L
Н	$\uparrow$	$\downarrow$	Н	L	Odd	Н	L	Н
Н	$\uparrow$	$\downarrow$	Н	Н	X	X	PPO <sub>0</sub>	QERR <sub>0</sub>
Н	L or H	L or H	Χ	Χ	X	Χ	PPO <sub>0</sub>	QERR <sub>0</sub>
L	X or floating	X or floating	X or floating	X or floating	Х	X or floating	L	Н

 $<sup>\</sup>dagger$  Data inputs = D2–D3, D5–D6, D8–D25 when C0 = 0 and C1 = 0



Data inputs = D2-D3, D5-D6, D8-D14 when C0 = 0 and C1 = 1 Data inputs = D1-D6, D8-D13 when C0 = 1 and C1 = 1

<sup>‡</sup> PAR\_IN arrives one clock cycle (C0 = 0) or two clock cycles (C0 = 1) after the data to which it applies.

<sup>§</sup> This transition assumes that  $\overline{\text{QERR}}$  is high at the crossing of CLK going high and  $\overline{\text{CLK}}$  going low. If  $\overline{\text{QERR}}$  goes low, then it stays latched low for a minimum of two clock cycles or until  $\overline{\text{RESET}}$  is driven low. If two or more consecutive parity errors occur, then the  $\overline{\text{QERR}}$  output is driven low and latched low for a clock duration equal to the parity duration or until  $\overline{\text{RESET}}$  is driven low.

SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

#### PARITY ERROR DETECT IN LOW-POWER MODE¶

INPUT-DATA	1:1 MODE (C0 = 0, C1 = 0)		1:2 REGISTER-A MODE (C0 = 0, C1 = 1)		1:2 REGISTER-B MODE (C0 = 1, C1 = 1)		CASCADED MODE (Registers A and B)	
ERROR OCCURANCE#	PPO DURATION	QERR DURATION	PPO DURATION	QERR DURATION	PPO DURATION	QERR DURATION	PPO DURATION	QERR DURATION
n – 4	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 3	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 2	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles	1 Cycle	2 Cycles
n – 1	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 1 Cycle	LPM + 1 Cycle	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 2 Cycles	LPM + 2 Cycles
n	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected	Not detected

If a parity error occurs before the device enters the low-power mode (LPM), then the behavior of PPO and QERR is dependent on the mode of the device and the position of the parity error occurrence. This table illustrates the low-power-mode effect on parity detect. The low-power mode is activated on the n clock cycle when DCS and CSR go high.



<sup>#</sup> The clock-edge position of a one\_cycle data-input error relative to the clock-edge (n) which initiates LPM at the DCS and CSR inputs.

If an error occurs, then the QERR output may be driven low and the PPO output driven high. These columns show the clock duration for which the PPO signal will be high.

SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	–0.5 V to 2.5 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	–0.5 V to 2.5 V
Output voltage range, VO (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	36°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 2.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		1.7		1.9	V
VREF	Reference voltage		0.49 × V <sub>CC</sub>	$0.5 \times V_{CC}$	0.51 × V <sub>CC</sub>	V
VTT	Termination voltage		V <sub>REF</sub> -40 mV	VREF	V <sub>REF</sub> + 40 mV	V
VI	Input voltage		0		VCC	V
VIH	AC high-level input voltage	Data inputs, CSR, PAR_IN	V <sub>REF</sub> + 250 mV			V
V <sub>IL</sub>	AC low-level input voltage	Data inputs, CSR, PAR_IN			V <sub>REF</sub> -250 mV	V
V <sub>IH</sub>	DC high-level input voltage	Data inputs, CSR, PAR_IN	V <sub>REF</sub> + 125 mV			V
V <sub>IL</sub>	DC low-level input voltage	Data inputs, CSR, PAR_IN			V <sub>REF</sub> -125 mV	V
VIH	High-level input voltage	RESET, C <sub>n</sub>	0.65 × V <sub>CC</sub>			V
VIL	Low-level input voltage	RESET, C <sub>n</sub>			0.35 × V <sub>CC</sub>	V
VICR	Common-mode input voltage range	CLK, CLK	0.675		1.125	V
V <sub>I(PP)</sub>	Peak-to-peak input voltage	CLK, CLK	600			mV
loн	High-level output current	Q outputs, PPO			-8	mA
		Q outputs, PPO			8	
IOL Low-level output current	Low-level output current	QERR output			8	mA
TA	Operating free-air temperature		0		70	°C

NOTE 4: The RESET and Cn inputs of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V <sub>CC</sub>	MIN	TYP <sup>†</sup>	MAX	UNIT
\/o++	Q outputs, PPO	I <sub>OH</sub> = -100 μA		1.7 V to 1.9 V	V <sub>CC</sub> -0.	2		.,
VOH		I <sub>OH</sub> = -6 mA		1.7 V	1.3			V
VOL	Q outputs, PPO	I <sub>OL</sub> = 100 μA		1.7 V to 1.9 V			0.2	
		I <sub>OL</sub> = 6 mA		1.7 V			0.4	V
	QERR output	I <sub>OL</sub> = 8 mA		1.7 V			0.35	
lį	All inputs‡	$V_I = V_{CC}$ or GND		1.9 V			±5	μΑ
loz	QERR output	$V_O = V_{CC}$ or GND		1.9 V			±10	μΑ
	Static standby	RESET = GND	Τ	4.0.1/			100	μΑ
Icc	Static operating	$\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$	IO = 0	1.9 V			50	mA
		RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				43		μΑ/ MHz
ICCD	Dynamic operating – per each data input, 1:1 configuration	RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, one data input switching at one-half clock frequency, 50% duty cycle	I <sub>O</sub> = 0	1.8 V		25 49	μΑ/ clock	
	Dynamic operating – per each data input, 1:2 configuration							MHz/ D input
	Chip-select-enabled low-power active mode – clock only  RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle				46		μΑ/ MHz	
ICCDLP	Chip-select-enabled low-power active mode – RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle,	I <sub>O</sub> = 0	1.8 V		2		μΑ/ clock	
	Chip-select-enabled low-power active mode – 1:2 configuration	ow-power active frequency, 50% duty cycle node –				2		MHz/ D input
	Data inputs, CSR, PAR_IN	$V_I = V_{REF} \pm 250 \text{ mV}$			2.5	3	3.5	_
Ci	CLK, CLK	$V_{ICR} = 0.9 \text{ V}, V_{I(PP)} = 600 \text{ mV}$		1.8 V	2		3	pF
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND				2.5		



<sup>†</sup> All typical values are at  $V_{CC}$  = 1.8 V,  $T_A$  = 25°C. ‡ Each  $V_{REF}$  pin (A3 or T3) must be tested independently, with the other (untested) pin open. Since the two  $V_{REF}$  pins are connected internally, the total maximum current on the V<sub>REF</sub> pin is doubled ( $\pm 10 \mu A$ ).

SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 and Note 5)

			V <sub>CC</sub> =		UNIT
			MIN	MAX	UNIT
fclock	Clock frequency			500	MHz
t <sub>W</sub>	Pulse duration, CLK, CLK high or low		1		ns
tact	Differential inputs active time (see Note 6)				ns
<sup>t</sup> inact	Differential inputs inactive time (see Note 7)			15	ns
	Setup time	$\overline{\text{DCS}}$ before CLK $\uparrow$ , $\overline{\text{CLK}}\downarrow$ , $\overline{\text{CSR}}$ high; $\overline{\text{CSR}}$ before CLK $\uparrow$ , $\overline{\text{CLK}}\downarrow$ , $\overline{\text{DCS}}$ high	0.6		
t <sub>SU</sub> Setup t		DCS before CLK↑, CLK↓, CSR low	0.5		ns
		DODT, DCKE, and Data before CLK↑, CLK↓	0.5		
		PAR_IN before CLK↑, CLK↓	0.5		
t <sub>h</sub>	Hold time	DCS, DODT, DCKE, and Data after CLK↑, CLK↓	0.5		20
		PAR_IN after CLK↑, CLK↓	0.5		ns

NOTES: 5. All inputs slew rate is 1 V/ns  $\pm$  20%.

6. V<sub>REF</sub> must be held at a valid input level, and data inputs must be held low for a minimum time of t<sub>act</sub> max, after RESET is taken high.
7. V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		FROM	TO ±		V <sub>CC</sub> = 1.8 V ± 0.1 V	
		(INPUT)	(OUTPUT)	MIN	MAX	
f <sub>max</sub> (see Figure 1)				500		MHz
t <sub>pdm</sub> † (see Figure 1)		CLK and CLK	Q	1.41	2.15	ns
t <sub>pd</sub>	see Figure 4	CLK and CLK	PPO	0.4	1.7	ns
<sup>t</sup> PLH	ooo Figuro 2	CLK and CLK	QERR	0.7	2.5	ns
tPHL	see Figure 3	CLK and CLK		0.7	2.1	
t <sub>pdmss</sub> † (see Figure 1)		CLK and CLK	Q		2.35	ns
t <sub>RPHL</sub> <sup>†</sup> (see Figure 1)		RESET	Q		3	20
t <sub>RPHL</sub> (see Figure 4)		KESEI	PPO		3	ns
t <sub>RPLH</sub> (see Figure 3)		RESET	QERR	3		ns

<sup>†</sup> Includes 350-ps test-load transmission-line delay.


### output slew rates over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	V <sub>CC</sub> = 1.8 V ± 0.1 V		UNIT
			MIN	MAX	
dV/dt_r	20%	80%	1	4	V/ns
dV/dt_f	80%	20%	1	4	V/ns
dV/dt_∆ <sup>‡</sup>	20% or 80%	80% or 20%		1	V/ns

<sup>&</sup>lt;sup>‡</sup> Difference between dV/dt\_r (rising edge rate) and dV/dt\_f (falling edge rate).



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. ICC tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O} = 0$  mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E. VREF = VTT = VCC/2
- F. VIH = VREF + 250 mV (ac voltage levels) for differential inputs. VIH = VCC for LVCMOS input.
- G. VIL = VREF 250 mV (ac voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- H.  $V_{I(PP)} = 600 \text{ mV}$
- I. tpLH and tpHL are the same as tpd.


Figure 1. Data Output Load Circuit and Voltage Waveforms




#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT
HIGH-TO-LOW SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS HIGH-TO-LOW SLEW-RATE MEASUREMENT



LOAD CIRCUIT
LOW-TO-HIGH SLEW-RATE MEASUREMENT



VOLTAGE WAVEFORMS LOW-TO-HIGH SLEW-RATE MEASUREMENT


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , input slew rate = 1 V/ns  $\pm$  20% (unless otherwise specified).

Figure 2. Data Output Slew-Rate Measurement Information



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise noted).
- C. tpl H and tpHI are the same as tpd.


Figure 3. Error Output Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , input slew rate = 1 V/ns  $\pm$ 20% (unless otherwise noted).
- C.  $V_{REF} = V_{TT} = V_{CC}/2$
- D.  $V_{IH} = V_{REF} + 250$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input.
- E.  $V_{IL} = V_{REF} 250$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
- F.  $V_{I(PP)} = 600 \text{ mV}$
- G. tpLH and tpHL are the same as tpd.

Figure 4. Partial-Parity-Out Load Circuit and Voltage Waveforms

#### **APPLICATION INFORMATION**


SN74SSTU32866A used as a single device in the 1:1 register configuration; C0 = 0, C1 = 0



<sup>†</sup> This function holds the error for two cycles. For details, see the parity logic diagram.




# timing diagram for SN74SSTU32866A used as a single device; C0 = 0, C1 = 0 (RESET switches from L to H)



<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.

<sup>‡</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on the n + 3 clock pulse.






<sup>†</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on n + 3 clock pulse. If an error occurs and the QERR output is driven low, then it stays latched low for a minimum of two clock cycles or until RESET is driven low.



# $timing\ diagram\ for\ SN74SSTU32866A$ used as a single device; C0 = 0, C1 = 0 (RESET switches from H to L)




<sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



## SN74SSTU32866A used in pair in the 1:2 register configuration


Register 1 of 2 (1:2 Register-A Configuration); C0 = 0, C1 = 1



<sup>&</sup>lt;sup>†</sup> This function holds the error for two cycles. For details, see the parity logic diagram.



timing diagram for the first SN74SSTU32866A (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 (RESET switches from L to H)




<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.

<sup>‡</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 1 clock pulse, and it will be valid on the n + 2 clock pulse.




timing diagram for the first SN74SSTU32866A (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 (RESET = H)



<sup>†</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 1 clock pulse, and it will be valid on n + 2 clock pulse. If an error occurs and the QERR output is driven low, then it stays latched low for a minimum of two clock cycles or until RESET is driven low.




timing diagram for the first SN74SSTU32866A (1:2 Register-A configuration) device used in pair; C0 = 0, C1 = 1 (RESET switches from H to L)



<sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



timing diagram for the second SN74SSTU32866A (1:2 Register-B configuration) device used in pair; C0 = 1, C1 = 1 (RESET switches from L to H)



<sup>†</sup> After RESET is switched from low to high, all data and PAR\_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.


<sup>§</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on the n + 3 clock pulse.



<sup>‡</sup>PAR\_IN is driven from PPO of the first SN74SSTU32866A device.

SCAS803A - JUNE 2005 - REVISED NOVEMBER 2007

timing diagram for the second SN74SSTU32866A (1:2 Register-B configuration) device used in pair; C0 = 1, C1 = 1 (RESET = H)




<sup>†</sup>PAR\_IN is driven from PPO of the first SN74SSTU32866A device.



<sup>‡</sup> If the data is clocked in on the n clock pulse, then the QERR output signal will be generated on the n + 2 clock pulse, and it will be valid on n + 3 clock pulse. If an error occurs and the QERR output is driven low, then it stays latched low for a minimum of two clock cycles or until RESET is driven low.

timing diagram for the second SN74SSTU32866A (1:2 Register-B configuration) device used in pair; C0 = 1, C1 = 1 (RESET switches from H to L)




<sup>†</sup> After RESET is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t<sub>inact</sub> max.



## GKE (R-PBGA-N96)

## PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



## ZKE (R-PBGA-N96)

## PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

www.ti-rfid.com