SCBS699D - JULY 1997 - REVISED APRIL 1999

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54LVTH16543 WD PACKAGE SN74LVTH16543 DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation</li> </ul>	$1 \overline{OEAB} \begin{bmatrix} 1 & 56 \end{bmatrix} 1 \overline{OEBA}$ $1 \overline{IEAB} \begin{bmatrix} 2 & 55 \end{bmatrix} 1 \overline{IEBA}$ $1 \overline{CEAB} \begin{bmatrix} 3 & 54 \end{bmatrix} 1 \overline{CEBA}$
<ul> <li>Support Mixed-Mode Signal Operation (5-V</li></ul>	GND [] 4 53 ] GND
Input and Output Voltages With 3.3-V V <sub>CC</sub> )	1A1 [] 5 52 ] 1B1
<ul> <li>Support Unregulated Battery Operation</li></ul>	1A2 [ 6 51 ] 1B2
Down to 2.7 V	V <sub>CC</sub> [ 7 50 ] V <sub>CC</sub>
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot</li></ul>	1A3 [] 8 49 [] 1B3
Insertion	1A4 [] 9 48 [] 1B4
<ul> <li>Bus Hold on Data Inputs Eliminates the</li></ul>	1A5 [] 10 47 [] 1B5
Need for External Pullup/Pulldown	GND [] 11 46 [] GND
Resistors	1A6 [] 12 45 [] 1B6
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	1A7 [ 13 44 ] 1B7 1A8 [ 14 43 ] 1B8 2A1 [ 15 42 ] 2B1
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li></ul>	2A2 [ 16 41 ] 2B2
Minimizes High-Speed Switching Noise	2A3 [ 17 40 ] 2B3
<ul> <li>Flow-Through Architecture Optimizes PCB</li></ul>	GND [] 18 39 [] GND
Layout	2A4 [] 19 38 [] 2B4
<ul> <li>Latch-Up Performance Exceeds 500 mA Per</li></ul>	2A5 [] 20 37 ]] 2B5
JESD 17	2A6 [] 21 36 [] 2B6
<ul> <li>ESD Protection Exceeds 2000 V Per</li></ul>	V <sub>CC</sub> [ 22 35 ] V <sub>CC</sub>
MIL-STD-883, Method 3015; Exceeds 200 V	2A7 [ 23 34 ] 2B7
Using Machine Model (C = 200 pF, R = 0)	2A8 [ 24 33 ] 2B8
<ul> <li>Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package</li> </ul>	GND       25       32       GND         2CEAB       26       31       2CEBA         2LEAB       27       30       2LEBA         2OEAB       28       29       2OEBA

description

The 'LVTH16543 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

Using 25-mil Center-to-Center Spacings

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

#### description (continued)

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16543 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVTH16543 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	FUNCTION TABLET (each 8-bit section)										
	INPU	JTS		OUTPUT							
CEAB	LEAB	OEAB	Α	В							
Н	Х	Х	Х	Z							
X	Х	Н	Х	Z							
L	Н	L	Х	в <sub>0</sub> ‡							
L	L	L	L	L							
L	L	L	Н	Н							

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established



# SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS699D – JULY 1997 – REVISED APRIL 1999

logic symbol<sup>†</sup>


10EBA	56		1EN3				
1CEBA	54		G1				
1LEBA	55		1C5				
1 <mark>0EAB</mark>	1		2EN4				
1CEAB	3		G2				
1LEAB	2		2C6				
	29		7EN9				
20EBA	31		G7				
2CEBA	30						
2LEBA	28	 N	7C11				
2OEAB	26	,	8EN10				
2CEAB	27		G8				
2LEAB		LS	8C12	لے ا			
1A1	5	• •	∀3	5D	<b></b>	52	1B1
			6D	4 ▽			
1A2	6			<del>,</del> ,		51	1B2
1A2 1A3	8					49	1B2
	9					48	
1A4	10					47	1B4
1A5	12					45	1B5
1A6	13	<b>~</b>			<b>~</b>	44	1B6
1A7	14	<b>~</b>			<b>~</b>	43	1B7
1A8	15				<b>~</b>	42	1B8
2A1	-10	• •	∇9	11D		74	2B1
			12D	10▽			
2A2	16				<b>~</b>	41	2B2
2A3	17				<b>+</b>	40	2B3
2A4	19	- <b>+</b>				38	2B4
2A5	20					37	2B5
2A3 2A6	21					36	
	23					34	2B6
2A7							2B7
2A8	24					33	2B8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS699D - JULY 1997 - REVISED APRIL 1999

## logic diagram (positive logic)



To Seven Other Channels



SCBS699D - JULY 1997 - REVISED APRIL 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, I <sub>O</sub> : SN54LVTH16543	
SN74LVTH16543	
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16543	48 mA
SN74LVTH16543	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	81°C/W
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			SN54LVTH	116543	SN74LVTI	H16543	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	Ņ	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		4	-24		-32	mA
IOL	Low-level output current		200	48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled	201	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS699D - JULY 1997 - REVISED APRIL 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETED	TEST		SN5	4LVTH16	6543	SN74	LVTH16	6543	UNIT	
			ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 2.7 V,	lı = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> –0	.2		V <sub>CC</sub> -0.	2			
Varia		V <sub>CC</sub> = 2.7 V,	IOH = -8 mA	2.4			2.4			V	
VOH		$V_{CC} = 3 V$	I <sub>OH</sub> = -24 mA	2						v	
		vCC = 2 v	I <sub>OH</sub> = -32 mA				2				
			I <sub>OL</sub> = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I <sub>OL</sub> = 24 mA			0.5			0.5		
Ve			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL			I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{CC} \text{ or } GND$			<u>\$</u> ±1			±1		
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
lj –			V <sub>I</sub> = 5.5 V		E.	20			20	μA	
	A or B ports‡	V <sub>CC</sub> = 3.6 V	$V_{I} = V_{CC}$		5	1			1		
			V <sub>I</sub> = 0 -5						-5		
loff	-	$V_{CC} = 0,$	$V_{I}$ or $V_{O} = 0$ to 4.5 V		0				±100	μA	
		No. 0. V	VI = 0.8 V	75	2		75				
ll(hold)	A or B ports	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V	-75			-75			μA	
		V <sub>CC</sub> = 3.6 V§,	V <sub>I</sub> = 0 to 3.6 V						±500		
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μA	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19		
ICC			Outputs low			5			5	mA	
			Outputs disabled		0.19		0.19		1		
∆ICC¶	V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or					0.2			0.2	mA	
Ci		$V_{I} = 3 V \text{ or } 0$			4			4		pF	
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10			10		pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Unused pins at V<sub>CC</sub> or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS699D - JULY 1997 - REVISED APRIL 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				5	SN54LV	TH16543		S	SN74LV	TH16543		
				= ۷ <sub>CC</sub> ± 0.:		V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.3		V <sub>CC</sub> =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, L	EAB or LEBA low		3.3		3.3		3.3		3.3		ns
		A or B before	Data high	0.5		0.5		0.5		0.5		
l .	Cotum time	LEAB↑ or LEBA↑	Data low	0.8		1.3		0.8		1.3		ns
t <sub>su</sub>	Setup time	A or B before	Data high	0		× 0		0		0		115
		CEAB↑ or CEBA↑	Data low	0.6		1.1		0.6		1.1		
		A or B after	Data high	1.5	5	0.7		1.5		0.7		
L.	Hold time	LEAB↑ or LEBA↑	Data low	1.2	0	1.3		1.2		1.3		
t <sub>h</sub>		A or B after	Data high	1.7	2	0.9		1.7		0.9		ns
		CEAB↑ or CEBA↑	Data low	1.6		1.8		1.6		1.8		


# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			5	SN54LV	FH16543			SN74	LVTH16	6543		
PARAMETER FROM (INPUT)		TO (OUTPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
<sup>t</sup> PLH	A or B	B or A	1.1	3.4		3.9	1.2	2.3	3.2		3.7	ns
<sup>t</sup> PHL	AUB	BOIA	1.1	3.4		3.9	1.2	2.1	3.2		3.7	115
<sup>t</sup> PLH	LE	A or B	1.2	4.1		5.1	1.3	2.5	3.9		4.9	ns
<sup>t</sup> PHL	LE	AUB	1.2	4.1	1 <i>5</i> 1	5.1	1.3	2.3	3.9		4.9	115
<sup>t</sup> PZH	OE	A or B	1.2	4.5	17	5.6	1.3	2.8	4.3		5.4	ns
<sup>t</sup> PZL	ÛE	AUB	1.2	4.5	łq	5.6	1.3	2.8	4.3		5.4	115
<sup>t</sup> PHZ	OE	A or B	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
<sup>t</sup> PLZ	UE	AUB	1.9	4.6		4.7	2	3.3	4.4		4.5	115
<sup>t</sup> PZH	CE	A or B	1.2	4.7		5.8	1.3	3	4.5		5.6	ns
<sup>t</sup> PZL	CE	AUB	1.2	4.7		5.8	1.3	3	4.5		5.6	115
<sup>t</sup> PHZ	CE	A or B	1.9	5.1		5.6	2	3.6	4.9		5.4	ns
<sup>t</sup> PLZ	CE	AUB	1.9	4.9		5.1	2	3.5	4.7		4.9	115

<sup>†</sup> All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}C$ .



SCBS699D - JULY 1997 - REVISED APRIL 1999



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>f</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- C. All input puises are supplied by generators naving the toilowing characteristics:  $PK \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 2.5$  ns,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz, 20 = 50.02,  $t_f \le 2.5$  ns,  $t_f \le 10$  MHz,  $t_f \le 10$  MHz,
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVTH16543DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH16543DGGRG4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVTH16543DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVTH16543DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVTH16543 :

Enhanced Product: SN74LVTH16543-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

TEXAS INSTRUMENTS www.ti.com

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVTH16543DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVTH16543DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



# PACKAGE MATERIALS INFORMATION

11-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH16543DGGR	TSSOP	DGG	56	2000	346.0	346.0	41.0
SN74LVTH16543DLR	SSOP	DL	56	1000	346.0	346.0	49.0

## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated