SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003


- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C

DB, DW, NS, OR PW PACKAGE (TOP VIEW)

		-	_	
10E	1	U	20] v _{cc}
1A1 [2		19] 2 OE
2Y4 [3		18] 1Y1
1A2 [4		17] 2A4
2Y3 [5		16] 1Y2
1A3 [6		15] 2A3
2Y2 [7		14] 1Y3
1A4 [8		13] 2A2
2Y1 [9		12] 1Y4
GND [10		11	2A1

- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)





description/ordering information

This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The SN74LVT244B is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVT244BRGYR	LX244B
	0010 014	Tube	SN74LVT244BDW	L)/TO 44D
	SOIC – DW	Tape and reel	SN74LVT244BDWR	LVT244B
−40°C to 85°C	SOP - NS	Tape and reel SN74LVT244BNSR		LVT244B
	SSOP – DB	Tape and reel	SN74LVT244BDBR	LX244B
	TOOOD DW	Tube	SN74LVT244BPW	LVOAAD
	TSSOP – PW	Tape and reel	SN74LVT244BPWR	LX244B
	VFBGA – GQN	Tone and real	SN74LVT244BGQNR	LX244B
	VFBGA – ZQN (Pb-free)	Tape and reel	SN74LVT244BZQNR	LAZ44D

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

description/ordering information (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQN OR ZQN PACKAGE (TOP VIEW)




terminal assignments


	1	2	3	4
Α	1A1	1OE	Vcc	2OE
В	1A2	2A4	2Y4	1Y1
С	1A3	2Y3	2A3	1Y2
D	1A4	2A2	2Y2	1Y3
Е	GND	2Y1	2A1	1Y4

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

logic diagram (positive logic)





Pin numbers shown are for the DB, DW, NS, PW, and RGY packages.



SCAS354J - FEBRUARY 1994 - REVISED SEPTEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)0.5	$5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO	
Current into any output in the high state, IO (see Note 2)	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
(see Note 3): DW package	58°C/W
(see Note 3): GQN/ZQN package	78°C/W
(see Note 3): NS package	60°C/W
(see Note 3): PW package	83°C/W
(see Note 4): RGY package	37°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage		2		V
V _{IL}	V _{IL} Low-level input voltage			8.0	V
VI	Input voltage				V
loн	I _{OH} High-level output current			-32	mA
loL	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		μs/V
TA	Operating free-air temperature		-40	85	°C

NOTE 5: All unused inputs of the device must at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2				
۷он		$V_{CC} = 2.7 V$,	$I_{OH} = -8 \text{ mA}$	2.4			V	
		$V_{CC} = 3 V$,	$I_{OH} = -32 \text{ mA}$	2				
		V 0.7.V	I _{OL} = 100 μA			0.2		
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5		
VOL			I _{OL} = 16 mA			0.4	V	
		VCC = 3 V	$I_{OL} = 32 \text{ mA}$			0.5		
			$I_{OL} = 64 \text{ mA}$			0.55		
	Control innuts	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1	μΑ	
1 ₁	Data innuta	V 00V	$V_I = V_{CC}$			1		
	Data inputs	VCC = 3.0 V	$C = 3.6 \text{ V}$, $V_I = V_{CC} \text{ or GND}$ $V_I = V_{CC} \text{ or GND}$ $V_I = V_{CC}$ $V_I = 0$			-5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V			±100	μΑ	
lozh		V _{CC} = 3.6 V,	VO = 3 V			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	V _O = 0.5 V			-5	μΑ	
lozpu	J	$V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0.5 \text{ V}$	to 3 V, $\overline{\text{OE}}$ = don't care			±100	μΑ	
IOZPE)	$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0.5 \text{ V}$	to 3 V, $\overline{\text{OE}}$ = don't care			±100	μА	
	V _{CC} = 3.6 V,		Outputs high			0.19		
ICC		$I_{O} = 0$,	Outputs low			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19	1	
Δl _{CC} ‡	:	V _{CC} = 3 V to 3.6 V, One inputother inputs at V _{CC} or GND	t at V _{CC} – 0.6 V,			0.2	mA	
Ci		V _I = 3 V or 0			4		pF	
Co	<u> </u>	V _O = 3 V or 0			7		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	
^t PLH		Y	1.1	2.3	3.5		3.8	
^t PHL	A		1.3	2.1	3.3		3.6	ns
^t PZH	ŌĒ	V	1.1	2.5	4.5		5.3	
^t PZL		Y	1.4	2.7	4.4		4.9	ns
^t PHZ		V	1.9	2.8	4.4		4.5	
^t PLZ	ŌĒ	Y	1.8	2.9	4.4		4.4	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



[‡] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

GQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. MicroStar Junior™ configuration


D. Falls within JEDEC MO-225 variation BC.

E. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.

ZQN (R-PBGA-N20)


PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. MicroStar Junior™ configuration.
 - D. Fall within JEDEC MO-225 variation BC.
 - E. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead)SnPb).

MicroStar Junior is a trademark of Texas Instruments.





NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated