











SN74LVCZ244A

SCES274I-MAY 1999-REVISED OCTOBER 2014

# SN74LVCZ244A Octal Buffer/Driver With 3-State Outputs

#### **Features**

- Operates From 2.7 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 5.9 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)  $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

### **Applications**

- Servers
- **Databases**
- Memory Systems
- **Network Switches**
- PCs and Notebooks

### 3 Description

This octal buffer/line driver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.


The SN74LVCZ244A device is organized as two 4-bit line drivers with separate output-enable (OE) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high-impedance state.


#### Device Information<sup>(1)</sup>

PART NUMBER	JMBER PACKAGE BODY SIZ		
	SSOP (20)	7.50 mm x 5.30 mm	
SN74LVCZ244A	SOP (20)	12.60 mm x 5.30 mm	
SIN/4LVCZZ44A	TSSOP (20)	6.50 mm x 4.40 mm	
	SOIC (20)	12.80 mm x 7.50 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **Simplified Schematic**







# **Table of Contents**

1	Features 1	9	Detailed Description	8
2	Applications 1		9.1 Overview	8
3	Description 1		9.2 Functional Block Diagram	8
4	Simplified Schematic 1		9.3 Feature Description	8
5	Revision History2		9.4 Device Functional Modes	8
6	Pin Configuration and Functions	10	Application and Implementation	9
7	Specifications		10.1 Application Information	9
•	7.1 Absolute Maximum Ratings		10.2 Typical Application	9
	7.2 Handling Ratings	11	Power Supply Recommendations	11
	7.3 Recommended Operating Conditions	12	Layout	11
	7.4 Thermal Information		12.1 Layout Guidelines	11
	7.5 Electrical Characteristics		12.2 Layout Example	11
	7.6 Switching Characteristics, –40°C to 85°C	13	Device and Documentation Support	12
	7.7 Switching Characteristics, –40°C to 125°C 6		13.1 Trademarks	12
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	12
	7.9 Typical Characteristics		13.3 Glossary	12
8	Parameter Measurement Information 7	14	Mechanical, Packaging, and Orderable	
	8.1 $V_{CC}$ = 2.7 V and 3.3 V ± 0.3 V		Information	12

# **5** Revision History


CI	hanges from Revision H (August 2003) to Revision I	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Changed I <sub>off</sub> bullet in Features.	
•	Added Applications	
•	Added Pin Functions table	3
•	Added Handling Ratings table.	4
•	Changed Max operating temperature to 125°C in Recommended Operating Conditions table	4
•	Added Thermal Information table.	5
•	Added –40°C TO 125°C temperature range to Electrical Characteristics table	5
•	Added Switching Characteristics table for –40°C TO 125°C temperature range	6
•	Added Typical Characteristics section	6
•		8
•	Added Application and Implementation section	9
•	Added Power Supply Recommendations and Layout sections.	11

Submit Documentation Feedback



# 6 Pin Configuration and Functions

DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



#### **Pin Functions**

P	PIN	1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	1 <del>OE</del>	I	Output Enable 1
2	1A1	1	1A1 Input
3	2Y4	0	2Y4 Output
4	1A2	I	1A2 Input
5	2Y3	0	2Y3 Output
6	1A3	1	1A3 Input
7	2Y2	0	2Y2 Output
8	1A4	I	1A4 Input
9	2Y1	0	2Y1 Output
10	GND	_	Ground
11	2A1	1	2A1 Input
12	1Y4	0	1Y4 Output
13	2A2	I	2A2 Input
14	1Y3	0	1Y3 Output
15	2A3	I	2A3 Input
16	1Y2	0	1Y2 Output
17	2A4	1	2A4 Input
18	1Y1	0	1Y1 Output
19	2 <del>OE</del>	I	Output Enable 2
20	V <sub>CC</sub>	_	Power Pin



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
$V_{I}$	nput voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	pedance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or	low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
$I_{IK}$	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>-</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	ů
V	Electropletic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	0	2500	\/
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	4000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.7	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage		0	5.5	V
Vo	Output voltage	High or low state	0	V <sub>CC</sub>	\/
		3-state	0	5.5	V
	I like he have a subject of the subj	V <sub>CC</sub> = 2.7 V		-12	A
IOH	High-level output current	V <sub>CC</sub> = 3 V		-24	mA
	Low-level output current $ \frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}} $	V <sub>CC</sub> = 2.7 V		12	1
I <sub>OL</sub>		V <sub>CC</sub> = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate			6	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		150		μs/V
T <sub>A</sub>	Operating free-air temperature		-40	125	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

<sup>2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DB	DW	NS	PW	UNIT
			20 P	INS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97.7	78.7	77.9	103.5	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.4	45.0	44.5	37.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	52.9	46.2	45.5	54.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	21.4	18.3	18.3	3.3	
ΨЈВ	Junction-to-board characterization parameter	52.5	45.8	45.1	53.9	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

#### 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMET	TEST CONDITIONS		V	-40°	-40°C TO 85°C		-40°C TO 125°C			UNIT
ER			V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP	MAX	UNII
	$I_{OH} = -100 \ \mu A$		2.7 V to 3.6 V	V <sub>CC</sub> - 0.2			V <sub>CC</sub> - 0.2			
V	I <sub>OH</sub> = -12 mA		2.7 V	2.2			2.2			V
V <sub>OH</sub>	10H = -12 IIIA		3 V	2.4			2.4			V
	$I_{OH} = -24 \text{ mA}$		3 V	2.2			2.2			
	$I_{OL} = 100 \mu A$		2.7 V to 3.6 V			0.2			0.2	
$V_{OL}$	I <sub>OL</sub> = 12 mA		2.7 V			0.4			0.4	V
	I <sub>OL</sub> = 24 mA		3 V			0.55			0.55	
ΙĮ	$V_I = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5			±5	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$		0			±5			±5	μΑ
$I_{OZ}$	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5			±5	μΑ
I <sub>OZPU</sub>	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	0 to 1.5 V			±5			±5	μΑ
I <sub>OZPD</sub>	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	1.5 V to 0			±5			±5	μΑ
	$V_I = V_{CC}$ or GND					100			100	
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	I <sub>O</sub> = 0	3.6 V			100			100	μΑ
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – at V <sub>CC</sub> or GND	0.6 V, Other inputs	2.7 V to 3.6 V			100			100	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V		3.5			_		pF
Co	$V_O = V_{CC}$ or GND		3.3 V		5.5					pF

All typical values are at V\_CC = 3.3 V, T\_A = 25 °C. This applies in the disabled state only.

## 7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	$V_{CC} = 2.7 V$	$V_{CC} = 3.3 V \pm 0.3$	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN M	AX
t <sub>pd</sub>	A or B	B or A	6.9	1.5	5.9 ns
t <sub>en</sub>	ŌĒ	A or B	8.6	1.5	7.6 ns
t <sub>dis</sub>	ŌĒ	A or B	6.8	1.5	6.5 ns



# 7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	FROM TO		V <sub>CC</sub> = 2.7 V		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
t <sub>pd</sub>	A or B	B or A		7.4	1.5	6.4	ns
t <sub>en</sub>	ŌĒ	A or B		9.1	1.5	8.1	ns
t <sub>dis</sub>	ŌĒ	A or B		7.3	1.5	7.1	ns


# 7.8 Operating Characteristics

 $T_A = 25$ °C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 3.3 V TYP	UNIT
_	Down dissination consistence has buffer/driver	Outputs enabled	f 10 MHz	40	~F
$C_{pd}$	Power dissipation capacitance per buffer/driver	Outputs disabled	f = 10 MHz	3	pF

# 7.9 Typical Characteristics










#### 8 Parameter Measurement Information


#### 8.1 $V_{CC} = 2.7 \text{ V}$ and 3.3 V $\pm 0.3 \text{ V}$







VOLTAGE WAVEFORMS SETUP AND HOLD TIMES









VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



### 9 Detailed Description

#### 9.1 Overview

This octal buffer/line driver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.


The SN74LVCZ244A device is organized as two 4-bit line drivers with separate output-enable ( $\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{\text{off}}$  and power-up 3-state. The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 2.7 V to 3.6 V
- Allows down-voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V
- Power-up 3-state feature
  - Keeps the outputs in high impedance during power up and allows for hot insertion

#### 9.4 Device Functional Modes

**Table 1. Function Table** 

INP	UTS	OUTPUTS
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	High-Z

Product Folder Links: SN74LVCZ244A

Submit Documentation Feedback



## 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

The SN74LVCZ244A device is fully specified for partial-power-down applications using  $I_{\rm off}$ . The  $I_{\rm off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. This device is fully specified for hot-insertion applications using  $I_{\rm off}$  and power-up 3-state. The  $I_{\rm off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 10.2 Typical Application




Figure 4. Typical Application Schematic

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention, because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.




### **Typical Application (continued)**

#### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions:
  - Load currents should not exceed 50 mA per output and 100 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.

#### 10.2.3 Application Curves



Submit Documentation Feedback

Copyright © 1999–2014, Texas Instruments Incorporated



## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µF bypass capacitor is recommended. If there are multiple V<sub>CC</sub> pins, 0.01 µF or 0.022 µF is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 µF and 1 µF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

#### 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V<sub>CC</sub>, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

#### 12.2 Layout Example




Figure 6. Layout Diagram

Copyright © 1999-2014, Texas Instruments Incorporated Product Folder Links: SN74LVCZ244A



### 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





16-Oct-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVCZ244ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples
SN74LVCZ244ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A	Samples
SN74LVCZ244ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVCZ244A	Samples
SN74LVCZ244APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples
SN74LVCZ244APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples
SN74LVCZ244APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples
SN74LVCZ244APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples
SN74LVCZ244APWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	CV244A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

16-Oct-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jul-2014

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCZ244ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCZ244ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCZ244ANSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LVCZ244APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCZ244APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 24-Jul-2014



\*All dimensions are nominal

7 til dillionsions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCZ244ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVCZ244ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCZ244ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCZ244APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCZ244APWT	TSSOP	PW	20	250	367.0	367.0	38.0

DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# DW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity