SCES427 - FEBRUARY 2003

DGG, DGV, OR DL PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus™ Family Operates From 1.65 V to 3.6 V 48 10E 1DIR Inputs Accept Voltages to 5.5 V 1B1 **1**2 47 1 1A1 Max t<sub>pd</sub> of 4.8 ns at 3.3 V 1B2 **∏**3 46 ¶ 1A2 GND 4 45 GND Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 1B3 **∏** 5 44 **1** 1A3 1B4 🛮 6 43 🛮 1A4 Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) 42 V<sub>CC</sub> V<sub>CC</sub> **□**7 >2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C 1B5 🛮 8 41 1 1A5 **Supports Mixed-Mode Signal Operation on** 1B6 🛮 9 40 1 1A6 All Ports (5-V Input/Output Voltage With 39 | GND GND 10 3.3-V V<sub>CC</sub>) 38**∏** 1A7 1B7 11 **All Inputs and Outputs Have Equivalent** 1B8 II 12 37 1A8 26- $\Omega$  Series Resistors, So No External 2B1 **∏**13 36 **∏** 2A1 **Resistors Are Required** 2В2 П 35 2A2 14 Ioff Supports Partial-Power-Down Mode 34 **∏** GND GND 15 Operation 2B3 **1** 16 33 T 2A3 Latch-Up Performance Exceeds 250 mA Per 2B4 **1**17 32 **1** 2A4 **JESD 17** V<sub>CC</sub> ☐ 18 31 V<sub>CC</sub> 30 2A5 2B5 19 **ESD Protection Exceeds JESD 22** 29**∏** 2A6 2B6 20 2000-V Human-Body Model (A114-A) - 200-V Machine Model (A115-A) GND 21 28 | GND 2B7 22 27 2A7

The SN74LVCR16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external-timing requirements.

2B8 **□** 23

2DIR **1**24

26 2A8 25 2OE

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- $\Omega$  series resistors to reduce overshoot and undershoot.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tape and reel	SN74LVCR16245ADLR	LVCR16245A
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVCR16245ADGGR	LVCR16245A
	TVSOP - DGV	Tape and reel	SN74LVCR16245ADGVR	LDR245A

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

description/ordering information

operation.

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub>

TEXAS INSTRUMENTS

SCES427 – FEBRUARY 2003

## description/ordering information (continued)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

# FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation

#### logic diagram (positive logic)





TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SCES427 - FEBRUARY 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of  $V_{\hbox{\scriptsize CC}}$  is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Voc	Cumply yeltogo	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		ı v	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
٧ <sub>I</sub>	Input voltage	-	0	5.5	V	
.,	Output voltage	High or low state	0	VCC	V	
VO		3-state	0	5.5		
	High-level output current	V <sub>CC</sub> = 1.65 V		-2	mA	
1		V <sub>CC</sub> = 2.3 V		-4		
ЮН		V <sub>CC</sub> = 2.7 V		-8		
		VCC = 3 V		-12		
		V <sub>CC</sub> = 1.65 V		2		
	Law law I autout award	V <sub>CC</sub> = 2.3 V		4	4	
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA	
		VCC = 3 V		12		
Δt/Δν	Input transition rise or fall rate	·		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



## **SN74LVCR16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES427 - FEBRUARY 2003

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER			VCC	MIN	TYP†	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		1.65 V to 3.6 V	V <sub>CC</sub> -0.	.2			
		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2					
		1 1		2.3 V	1.7				
Vон		I <sub>OH</sub> = -4 mA		2.7 V	2.2			V	
		I <sub>OH</sub> = -6 mA		3 V	2.4				
		I <sub>OH</sub> = -8 mA		2.7 V	2				
		I <sub>OH</sub> = -12 mA	3 V	2					
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
		I <sub>OL</sub> = 2 mA	1.65 V			0.45			
		lo 4 m		2.3 V			0.7		
VOL		I <sub>OL</sub> = 4 mA	2.7 V			0.4	V		
		I <sub>OL</sub> = 6 mA	3 V			0.55			
		I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA		3 V			8.0		
II	Control inputs	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
l <sub>off</sub>		$V_I$ or $V_O = 5.5 V$		0			±10	μΑ	
loz‡		$V_{O} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5	μΑ	
Icc		V <sub>I</sub> = V <sub>CC</sub> or GND		2.6.1/	20		20	μА	
		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	IO = 0	3.6 V	20				
ΔlCC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		12		pF	

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		VCC =		vcc =	2.7 V	V <sub>CC</sub> =		UNIT
(INFC	(1141 01)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1	7.8	1	5.8	1.5	5.7	1.5	4.8	ns
t <sub>en</sub>	ŌE	A or B	1.5	10	1	8	1.5	7.9	1.5	6.3	ns
<sup>t</sup> dis	ŌĒ	A or B	1.5	11.9	1	8.4	1.5	8.3	2.2	7.4	ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. ‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


<sup>§</sup> This applies in the disabled state only.

## **SN74LVCR16245A 16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES427 - FEBRUARY 2003

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	f = 10 MHz	35	38	43	pF
Сра	per transceiver	Outputs disabled	1 = 10 MH2	3	3	4	


#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

LOAD CIRCUIT

V	INPUT		V	V	C.	D.	V
vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	t <sub>r</sub> /t <sub>f</sub> V <sub>M</sub> V <sub>LOAI</sub>		CL	$R_L$	$v_{\scriptscriptstyle\Delta}$
1.8 V $\pm$ 0.15 V	VCC	≤ <b>2</b> ns	V <sub>CC</sub> /2	VCC	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	VCC	30 pF	500 $\Omega$	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



## DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

#### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated