DGG, DGV, OR DL PACKAGE

- **Member of the Texas Instruments** Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

16-bit (dual-octal) noninverting bus

transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses effectively are isolated.

(TOP VIEW) 48 🛮 10E 1DIR 47 1 1A1 1B1 1B2 | 3 46 1 1A2 GND 4 45 | GND 1B3 44 🛮 1A3 1B4∏6 43 1 1A4 42 V_{CC} V_{CC} []⁷ 1B5 🛮 8 41 1 1A5 1B6 🛮 9 40 1 1A6 GND 10 39 [] GND 11 38 🛮 1A7 1B7 1B8 [] 12 37 1 1A8 36 🛮 2A1 2B1 [] 13 35 1 2A2 2B2 14 GND 15 34 [] GND

2B3 16 33 2A3 2B4 17 32 2A4 V_{CC} L 18 31 V_{CC} 30 🛮 2A5 2B5 19 2B6 ∏20 29 🛛 2A6 GND [] 21 28 | GND 2B7 [122 27 2A7 2B8 [] 23 26 2A8 2DIR 🛮 24 25 T 2OE

ORDERING INFORMATION

TA	PACKAGE [†]		PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	000D DI	Tube	SN74LVCH16245ADL	17/01/400454		
	SSOP - DL	Tape and reel	SN74LVCH16245ADLR	LVCH16245A		
4000 1- 0500	TSSOP - DGG	Tape and reel	SN74LVCH16245ADGGR	LVCH16245A		
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVCH16245ADGVR	LDH245A		
	VFBGA – GQL		SN74LVCH16245AGQLR	1.5110.454		
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVCH16245AZQLR	LDH245A		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

description/ordering information (continued)


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Ε	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	Vcc	Vcc	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2OE


NC - No internal connection


FUNCTION TABLE (each 8-bit section)

	•	
INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation



logic diagram (positive logic)





Pin numbers shown are for the DGG, DGV, and DL packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high-	impedance or power-off state, VO	
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V _O	
(see Notes 1 and 2)		$1.000 - 0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I _{OK} (V _O < 0)		
Continuous output current, I _O		
Continuous current through each V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	DGG package	70°C/W
,	DGV package	
	DL package	
	GQL/ZQL package	
Storage temperature range, T _{sta}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES063N - DECEMBER 1995 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V	Cumplicustana	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _C C			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	5.5	V	
V _O Out	0.4.4.16	High or low state	0	Vcc		
	Output voltage	3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
	High-level output current	V _{CC} = 2.3 V		-8	1.	
ІОН		V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
		V _{CC} = 2.3 V		8		
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate	•		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES063N - DECEMBER 1995 - REVISED SEPTEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA	1.65 V	1.2			
.,		I _{OH} = -8 mA	2.3 V	1.7			.,
VOH			2.7 V	2.2			V
		I _{OH} = -12 mA	3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45	
VOL		$I_{OL} = 8 \text{ mA}$	2.3 V			0.7	V
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
Ц	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5	μΑ
		V _I = 0.58 V	1.65 V	15			
		V _I = 1.07 V		-15			
		V _I = 0.7 V	2.3 V	45			
l _{l(hold)}	A or B ports	V _I = 1.7 V	2.3 V	-45			μΑ
		V _I = 0.8 V	2.//	75			
		V ₁ = 2 V	3 V	-75			
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500	
l _{off}	off $V_I \text{ or } V_O = 5.5 \text{ V}$		0			±10	μΑ
loz§		$V_O = 0 \text{ V or } (V_{CC} \text{ to 5.5 V})$	2.3 V to 3.6 V			±5	μΑ
Icc		$V_I = V_{CC}$ or GND				20	
		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{\P}}$ $I_{\text{O}} = 0$	3.6 V			20	μΑ
∆lcc		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5		pF
Cio	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM			V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t _{en}	ŌĒ	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
t _{dis}	ŌE	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
t _{sk(o)}										1	ns



[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[§] For the total leakage current in an I/O port, please consult the I_I(hold) specification for the input voltage condition 0 V < V_I < V_{CC}, and the I_{OZ} specification for the input voltage conditions V_I = 0 V or V_I = V_{CC} to 5.5 V. The bus-hold current, at input voltage greater than V_{CC}, is negligible. ¶ This applies in the disabled state only.


SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES063N - DECEMBER 1995 - REVISED SEPTEMBER 2003

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
				TYP	TYP	TYP	UNIT	
	Power dissipation capacitance	Outputs enabled	4 40 MIL-	36	36	40		
Сро	per transceiver	Outputs disabled	disabled f = 10 MHz		3	4	pF	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

.,	INPUTS		.,			-	.,
VCC	٧ _I	t _r /t _f	νM	VLOAD	CL	R_L	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated