


#### **FEATURES**

- Available in the Texas Instruments
   NanoFree<sup>™</sup> Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Unbuffered Output
- Max t<sub>pd</sub> of 3.7 ns at 3.3 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>

- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

NC - No internal connection

DNU - Do not use

### **DESCRIPTION/ORDERING INFORMATION**

This single inverter gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1GU04 contains one inverter with an unbuffered output and performs the Boolean function  $Y = \overline{A}$ .

NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### ORDERING INFORMATION

T <sub>A</sub>	PACKAG	E <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING (2)	
	NanoFree <sup>™</sup> – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1GU04YZPR	CD_	
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZV (Pb-free)	Reel of 3000	SN74LVC1GU04YZVR		
-40°C to 85°C	SOT (SOT 33) DDV	Reel of 3000	SN74LVC1GU04DBVR	CUA	
	SOT (SOT-23) – DBV	Reel of 250	SN74LVC1GU04DBVT	CU4_	
	SOT (SC-70) – DCK	Reel of 3000	SN74LVC1GU04DCKR	0.0	
	301 (3C-70) - DCK	Reel of 250	SN74LVC1GU04DCKT	CD_	
	SOT (SOT-553) - DRL	Reel of 4000	SN74LVC1GU04DRLR	CD_	

- (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free). YZV: The actual top-side marking is on two lines. Line 1 has four characters to denote year, month, day, and assembly/test site. Line 2 has two characters which show the family and function code. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

#### **FUNCTION TABLE**

INPUT A	OUTPUT Y
Н	L
L	Н

LOGIC DIAGRAM (POSITIVE LOGIC) DBV, DCK, DRL, and YZP PACKAGE



### YZV PACKAGE





### SN74LVC1GU04 SINGLE INVERTER GATE

### Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			RATING	UNIT		
$V_{CC}$	Supply voltage range		-0.5 to 6.5	V		
VI	Input voltage range (2)		0.5 to 6.5	V		
Vo	Voltage range applied to any output in the	Voltage range applied to any output in the high or low state (2)(3)				
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50	mA		
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0	-50	mA		
Io	Continuous output current	±50	mA			
	Continuous current through V <sub>CC</sub> or GND	±100	mA			
		DBV package	206			
		DCK package	252			
$\theta_{JA}$	Package thermal impedance (4)	DRL package	142	°C/W		
		YZP package	132			
		YZV package	116			
T <sub>stg</sub>	Storage temperature range	·	-65 to 150	°C		

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		1.65	5.5	V
V <sub>IH</sub>	High-level input voltage	$I_{O} = -100 \mu\text{A}$	0.75 × V <sub>CC</sub>		V
$V_{IL}$	Low-level input voltage	I <sub>O</sub> = 100 μA		$0.25 \times V_{CC}$	V
$V_{I}$	Input voltage		0	5.5	V
Vo	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
I <sub>OH</sub>		V <sub>CC</sub> = 2.3 V		-8	
	High-level output current	V - 3 V		-16	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		$V_{CC} = 2.3 \text{ V}$		8	
$I_{OL}$	Low-level output current	V 2V		16	
		$V_{CC} = 3 V$		24	
		$V_{CC} = 4.5 \text{ V}$		32	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT				
		$I_{OH} = -100 \ \mu A$	1.65 V to 5.5 V	V <sub>CC</sub> - 0.1							
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2							
V <sub>OH</sub>	V 0.V	$I_{OH} = -8 \text{ mA}$	2.3 V	1.9			V				
	V <sub>IL</sub> = 0 V	$I_{OH} = -16 \text{ mA}$	3 V	2.4			V				
		$I_{OH} = -24 \text{ mA}$	3 V	2.3							
		$I_{OH} = -32 \text{ mA}$	4.5 V	3.8			1				
		I <sub>OL</sub> = 100 μA	1.65 V to 5.5 V			0.1	.1				
		I <sub>OL</sub> = 4 mA	1.65 V	0.49							
V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$I_{OL} = 8 \text{ mA}$	2.3 V		0.3	V					
V <sub>OL</sub>	$V_{IH} = V_{CC}$	I <sub>OL</sub> = 16 mA	3 V			0.4	V				
		$I_{OL} = 24 \text{ mA}$	3 V			0.55					
		I <sub>OL</sub> = 32 mA	4.5 V			0.55					
I <sub>I</sub> A input	V <sub>I</sub> = 5.5 V or GND		0 to 5.5 V			±5	μΑ				
Icc	$V_I = 5.5 \text{ V or GND},$	I <sub>O</sub> = 0	1.65 V to 5.5 V			10	μΑ				
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V		7		pF				

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (See Figure 1)

PARAMETER	FROM (INPUT)	TO (INPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		$V_{CC}$ = 5 V $\pm$ 0.5 V		UNIT
	(INFOT)	(INFOT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Y	1.3	5	1	4	1.1	3.7	1	3	ns


### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	$V_{CC} = 3.3 \text{ V}$	V <sub>CC</sub> = 5 V	UNIT
PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	9	11	13	27	pF




#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

V	INPUTS		V	V		Б	V
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	V <sub>LOAD</sub>	C <sub>L</sub>	R <sub>L</sub>	V <sub>Δ</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V ± 0.2 V	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	30 pF	500 Ω	0.15 V
3.3 V ± 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>o</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVC1GU04DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DBVTG4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DCKTE4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC1GU04DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1GU04YZPR	ACTIVE	WCSP	YZP	5	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVC1GU04YZTR	ACTIVE	DSBGA	YZT	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVC1GU04YZVR	ACTIVE	DSBGA	YZV	4	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.



### PACKAGE OPTION ADDENDUM

22-Oct-2007

retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



ti.com 4-Oct-2007


### TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1GU04DBVR	DBV	5	SITE 35	180	9	3.23	3.17	1.37	4	8	Q3
SN74LVC1GU04DBVR	DBV	5	SITE 45	0	0	3.23	3.17	1.37	4	8	Q3
SN74LVC1GU04DBVT	DBV	5	SITE 35	180	9	3.23	3.17	1.37	4	8	Q3
SN74LVC1GU04DBVT	DBV	5	SITE 45	330	16	10.6	15.8	4.9	16	24	Q3
SN74LVC1GU04DCKR	DCK	5	SITE 34	180	9	2.24	2.34	1.22	4	8	Q3
SN74LVC1GU04DCKT	DCK	5	SITE 34	180	9	2.24	2.34	1.22	4	8	Q3
SN74LVC1GU04DRLR	DRL	5	SITE 35	180	9	1.78	1.78	0.69	4	8	Q3
SN74LVC1GU04YZPR	YZP	5	SITE 12	180	8	1.02	1.52	0.66	4	8	Q1
SN74LVC1GU04YZTR	YZT	4	SITE 12	180	8	1.05	1.05	0.7	4	8	Q1
SN74LVC1GU04YZVR	YZV	4	SITE 12	180	8	1.02	1.02	0.56	4	8	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVC1GU04DBVR	DBV	5	SITE 35	202.0	201.0	28.0
SN74LVC1GU04DBVR	DBV	5	SITE 45	0.0	185.0	220.0
SN74LVC1GU04DBVT	DBV	5	SITE 35	202.0	201.0	28.0
SN74LVC1GU04DBVT	DBV	5	SITE 45	0.0	0.0	0.0
SN74LVC1GU04DCKR	DCK	5	SITE 34	205.0	200.0	33.0
SN74LVC1GU04DCKT	DCK	5	SITE 34	201.0	192.0	26.0
SN74LVC1GU04DRLR	DRL	5	SITE 35	202.0	201.0	28.0
SN74LVC1GU04YZPR	YZP	5	SITE 12	220.0	220.0	0.0
SN74LVC1GU04YZTR	YZT	4	SITE 12	220.0	220.0	0.0
SN74LVC1GU04YZVR	YZV	4	SITE 12	220.0	220.0	0.0

## DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



## YZP (R-XBGA-N5)

## DIE-SIZE BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree  $^{\text{TM}}$  package configuration.
- D. This package is lead-free. Refer to the 5 YEP package (drawing 4204725) for tin-lead (SnPb).



# YZT (S-XBGA-N4)

## DIE-SIZE BALL GRID ARRAY




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is Lead-free. Refer to the 4 YET package (drawing 4205421) for tin-lead (SnPb).



# YZV (S-XBGA-N4)

## DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoFree  $^{\text{TM}}$  package configuration.
- D. This package contains lead—free balls. Refer to the 4 YEV package (drawing 4206082) for tin—lead (SnPb) balls.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2008, Texas Instruments Incorporated