

PW PACKAGE

(TOP VIEW)

OE [

1Q 2

1D 🛛 3

2D **[**] 4

3Q [6

3D 🛙 7

4Q 🛛 9

GND 10

4D 🛛 8

2Q 🛛 5

20 V_{cc}

19 8Q

18 8D

17 7D

16 7Q

15 6Q

14 🛛 6D

13 5D

12 5Q

11 LE

FEATURES

- Qualified for Automotive Applications
- 2-V to 5.5-V V_{CC} Operation
- Maximum t_{pd} of 8.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode
 Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17

DESCRIPTION/ORDERING INFORMATION

The SN74LV373A device is an octal transparent D-type latch designed for 2-V to 5.5-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} shall be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – PW	Reel of 2000	SN74LV373AIPWRQ1	LV373AI

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SCLS586C-JUNE 2004-REVISED OCTOBER 2007



FUNCTION TABLE (EACH LATCH)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q ₀
н	Х	х	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state ⁽²⁾	-0.5	7	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-20	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	$V_{O} = 0$ to V_{CC}		±35	mA
I _O	Continuous current through V_{CC} or GND			±70	mA
θ_{JA}	Package thermal impedance ⁽⁴⁾			83	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 5.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

2



SCLS586C-JUNE 2004-REVISED OCTOBER 2007

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
V	High-level input voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$	$V_{CC} \times 0.7$		V
V _{IH}		$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5	
M	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V
V _{IL}		$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	V
	Output voltage	High or low state	0	V _{CC}	V
Vo	Output voltage	3-state	0	5.5	v
		$V_{CC} = 2 V$		-50	μΑ
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2	
I _{OH}	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		-8	mA
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		-16	
		$V_{CC} = 2 V$		50	μΑ
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2	
I _{OL}	Low-level output current	$V_{CC} = 3 V$ to 3.6 V		8	mA
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		16	
		V_{CC} = 2.3 V to 2.7 V		200	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 3 V to 3.6 V		100	ns/V
		$V_{CC} = 4.5 V \text{ to } 5.5 V$		20	
T _A	Operating free-air temperature		-40	85	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			
N/	$I_{OH} = -2 \text{ mA}$	2.3 V	2			V
V _{OH}	$I_{OH} = -8 \text{ mA}$	3 V	2.48			v
	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			
	I _{OL} = 50 μA	2 V to 5.5 V			0.1	
N	I _{OL} = 2 mA	2.3 V			0.4	V
V _{OL}	I _{OL} = 8 mA	3 V			0.44	v
	I _{OL} = 16 mA	4.5 V			0.55	
I _I	$V_1 = 5.5 \text{ V or GND}$	0 to 5.5 V			±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±5	μA
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			20	μA
I _{off}	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			5	μA
Ci	$V_1 = V_{CC}$ or GND	3.3 V		2.9		pF

SCLS586C-JUNE 2004-REVISED OCTOBER 2007

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
tw	Pulse duration, LE high		6.5		ns
t _{su}	Setup time, data before LE↓	High or low	5		ns
t _h	Hold time, data after LE↓	High or low	1.5		ns

Timing Requirements

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
tw	tw Pulse duration, LE high		5		ns
t _{su}	Setup time, data before LE↓	High or low	4		ns
t _h	Hold time, data after LE↓ Hold time, data after LE↓	High or low	1		ns

Timing Requirements

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

		MIN	MAX	UNIT
tw	Pulse duration, LE high	5		ns
t _{su}	Setup time, data before LE↓ High or low	4		ns
t _h	Hold time, data after LE↓ High or low	1		ns

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	MIN	MAX	UNIT
	D	Q	- - C _L = 15 pF	1	17	5
t _{pd}	LE	Q		1	19	ns
t _{en}	ŌĒ	Q		1	19	ns
t _{dis}	ŌĒ	Q		1	15	ns
	D	Q		1	21	5
t _{pd}	LE	Q		1	22	ns
t _{en}	ŌĒ	Q	— C _L = 50 pF	1	22	ns
t _{dis}	ŌĒ	Q		1	19	ns
t _{sk(o)}			C _L = 50 pF		2	ns

Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	MIN	МАХ	UNIT
	D	Q	_	1	13.5	~~~
t _{pd}	LE	Q		1	13	ns
t _{en}	ŌĒ	Q	C _L = 15 pF	1	13.5	ns
t _{dis}	ŌĒ	Q		1	12	ns
	D	Q		1	17	20
t _{pd}	LE	Q		1	16.5	ns
t _{en}	ŌĒ	Q	- C _L = 50 pF	1	17	ns
t _{dis}	ŌĒ	Q		1	15	ns
t _{sk(o)}			C _L = 50 pF		1.5	ns

4



SCLS586C-JUNE 2004-REVISED OCTOBER 2007

Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	MIN	MAX	UNIT
4	D	Q	С _L = 15 рF	1	8.5	
t _{pd}	LE	Q		1	8.5	ns
t _{en}	OE	Q		1	9.5	ns
t _{dis}	OE	Q		1	8.5	ns
+	D	Q		1	10.5	20
t _{pd}	LE	Q		1	10.5	ns
t _{en}	OE	Q	C _L = 50 pF	1	11.5	ns
t _{dis}	t _{dis} OE Q	1	10.5	ns		
t _{sk(o)}			C _L = 50 pF		1	ns

Noise Characteristics⁽¹⁾

 V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.6	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V

(1) Characteristics are for surface-mount packages only.

Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
C _{pd}	Dower discinction constitutes (autouts enchlad)		3.3 V	17.4	pF
	Power dissipation capacitance (outputs enabled)	C _L = 50 pF, f = 10 MHz	5 V	19.5	

SCLS586C-JUNE 2004-REVISED OCTOBER 2007



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_{L} includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics PRR \leq 1 MHz, Z₀ = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PHL} and t_{PLH} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

6

www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV373AIPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV373AIPWRQ1	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV373A-Q1 :

Catalog: SN74LV373A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI 505 0		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated