

www.ti.com

SN74LV1T02 SCLS740 – NOVMEBER 2013

Single Power Supply 2-INPUT POSITIVE NOR GATE CMOS Logic Level Shifter

Check for Samples: SN74LV1T02

FEATURES


- Single-Supply Voltage Translator at 5.0/3.3/2.5/1.8V
- Operating Range of 1.8V to 5.5V
- Up Translation Mode
 - 1.2V⁽¹⁾ to 1.8V at 1.8V V_{CC}
 - 1.5V⁽¹⁾ to 2.5V at 2.5V V_{CC}
 - 1.8V⁽¹⁾ to 3.3V at 3.3V V_{CC}
 - 3.3V to 5.0V at 5.0V V_{CC}
- Down Translation Mode
 - 3.3V to 1.8V at 1.8V V_{CC}
 - 3.3V to 2.5V at 2.5V V_{CC}
 - 5.0V to 3.3V at 3.3V V_{cc}
- Logic Output is referring to supply V_{CC}
- Optimized the output driving
 - 8mA Output Drive at 5V
 - 7mA Output Drive at 3.3V
 - 3mA Output Drive at 1.8V
- Unique Direction Translation-Up
- Characterized up to 50MHz at 3.3V V_{cc}
- 5V Tolerance on Input Pins
- -40°C to 125°C Operating Temperature Range
- Pb-Free Packages Available: SC-70 (DCK)
 - 2 × 2.1 × 0.65 mm (Height 1.1mm)
- Latch-Up Performance Exceeds 250mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Enable the standard gate function and drop-in replacement
- Backward output compatible with AUP1G, LVC1G
- $^{(1)}$ $\,$ Refer the V_{IH}/V_{IL} and output drive for lower V_{CC} condition.

DESCRIPTION

SN74LV1T02 is Low Voltage CMOS gate logic and operates in wider voltage range for portable equipment and battery back-up equipment. All output logic level is a compatible CMOS Logic level with referring to the supply V_{CC} which enable to output 3.3V and 5V CMOS Output.

The input is designed with lower threshold circuit to match 1.8V Input Logic at V_{CC} = 3.3V and can be used in 1.8V to 3.3V Level Up Translator functions. In addition, the 5V Input tolerant on input pins enable the chip to configure Down Translation as 3.3V to 2.5V Output at V_{CC} = 2.5V. The wide V_{CC} range of 1.8 V to 5.5 V allows the possibility of desired switching output level to connect the controllers or processors.

The SN74LV1T02 is designed with optimized currentdrive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74LV1T02

SCLS740-NOVMEBER 2013

NSTRUMENTS

XAS

www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

. .

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

	Function Table								
	PUT evel Input)	OUTPUT (V _{CC} CMOS)							
A	В	Y							
Н	Х	L							
Х	Н	L							
L	L	Н							
	SUPPLY V _{CC} =	3.3V							
A	В	Y							
	n) =1.35 V x) =0.08 V	V _{OH} (min) = 2.9 V V _{OL} (max)= 0.2 V							




Figure 1. Logic Diagram (NAND Gate)




Figure 2. Excellent Signal Integrity (1.8V to 3.3V at 3.3V V_{CC})



www.ti.com




Figure 3. Excellent Signal Integrity (3.3V to 3.3V at 3.3V V_{CC})




Figure 4. Excellent Signal Integrity (3.3V to 1.8V at 1.8V V_{CC})

SN74LV1T02

SCLS740-NOVMEBER 2013



www.ti.com

Typical Design Examples




Figure 5. Switching Thresholds for 1.8-V to 3.3-V Translation

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7.0	V
VI	Input voltage range ⁽²⁾		-0.5	7.0	V
v	Voltage range applied to any ou	tput in the high-impedance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Voltage range applied to any ou	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current		-20	mA	
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA
I _O	Continuous output current			±25	mA
	Continuous current through V_{CC}	or GND		±50	mA
0	Deckage thermal impedance (3)	DBV package		206	
θ_{JA}	Package thermal impedance ⁽³⁾	DCK package		252	°C/W
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		1.6	5.5	V	
VI	Input voltage	0	5.5	V		
Vo	Output voltage	0	V _{CC}	V		
		V _{CC} = 1.8 V		-3		
I _{OH}	Lich lovel output ourrest	$V_{CC} = 2.5 V$		-5	A	
	High-level output current	$V_{CC} = 3.3 V$		-7	mA	
		$V_{CC} = 5.0 V$		-8		
		V _{CC} = 1.8 V		3		
		$V_{CC} = 2.5 V$		5	mA	
I _{OL}	Low-level output current	$V_{CC} = 3.3 V$		7		
		$V_{CC} = 5.0 V$		8		
		V _{CC} = 1.8 V		20		
∆t/∆ v	Input transition rise or fall rate	V _{CC} = 3.3 V or 2.5 V		20	ns/V	
•		V _{CC} = 5.0 V		20		
T _A	Operating free-air temperature		-40	125	°C	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	N N	T _A =	25°C	T _A = -40°C to	UNIT		
	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN	MAX	UNIT	
			V_{CC} = 1.65 V to 1.8 V	0.94		1.0			
			V _{CC} = 2.0 V	0.99		1.03			
			V_{CC} = 2.25 V to 2.5 V	1.135		1.18			
	High-level input		V _{CC} = 2.75 V	1.21		1.23		V	
V _{IH}	voltage		V _{CC} = 3 V to 3.3 V	1.35		1.37		v	
			V _{CC} = 3.6 V	1.47		1.48			
			V_{CC} = 4.5 V to 5.0 V	2.02		2.03			
			V _{CC} = 5.5 V	2.1		2.11			
		V_{CC} = 1.65 V to 2.0 V		0.58		0.55			
	V _{IL} Low-level input voltage		V_{CC} = 2.25 V to 2.75 V		0.75		0.71	V	
VIL			V _{CC} = 3 V to 3.6 V		0.8		0.65	V	
			V_{CC} = 4.5 V to 5.5 V		0.8		0.8		
		I _{OH} = -20 μA	1.65 V to 5.5 V	$V_{CC} - 0.1$		$V_{CC} - 0.1$		V	
		I _{OH} = -2.0 mA	1.65 V	1.28		1.21		V	
		$I_{OH} = -2.0 \text{ IIIA}$	1.8V	1.5		1.45		v	
		I _{OH} = -2.3 mA	2.3V	2.0		2.0		V	
		$I_{OH} = -3 \text{ mA}$	2.3V	2.0		1.93		v	
V		$I_{OH} = -3 \text{ mA}$	2.5V	2.25		2.15		V	
V _{OH}		I _{OH} = -3.0 mA	3.0 V	2.78		2.7			
		I _{OH} = -5.5 mA	5.0 V	2.6		2.49		V	
		I _{OH} = -5.5 mA	3.3 V	2.9		2.8			
		$I_{OH} = -4 \text{ mA}$	— 4.5 V	4.2		4.1			
		$I_{OH} = -8 \text{ mA}$	4.J V	4.1		3.95		V	
		I _{OH} = -8 mA	5.0 V	4.6		4.5			

SN74LV1T02

SCLS740-NOVMEBER 2013

www.ti.com

STRUMENTS

FEXAS

Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEAT CONDITIONS		T _A = 25°C	T _A = -40°C to 125°C	
PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP MAX	MIN MAX	UNIT
	I _{OL} = 20 μA	1.65 V to 5.5 V	0.1	0.1	
	I _{OL} = 1.9 mA	1.65 V	0.2	2 0.25	
	I _{OH} = 2.3 mA	2.3V	0.1	0.15	
	I _{OH} = 3 mA	2.3V	0.15	0.2	
V _{OL}	I _{OL} = 3 mA	2.0.1/	0.1	0.15	
	I _{OL} = 5.5 mA	3.0 V	0.2	2 0.252	V
	I _{OL} = 4 mA	4.5.)(0.15	0.2	
	I _{OL} = 8 mA	4.5 V	0.3	0.35	
I _I A input	$V_I = 0 V \text{ or } V_{CC}$	0V, 1.8V, 2.5V, 3.3V, 5.5 V	0.1	±1	μA
		5.0 V		10	
1	$V_{I} = 0 V \text{ or } V_{CC},$	3.3 V		10	
l _{cc}	I_{O} = 0; open on loading	2.5 V		10	μA
		1.8V		10	
A1	One input at 0.3V or 3.4V, Other inputs at 0 or V _{CC} , $I_0 = 0$	5.5 V	1.3	5 1.5	mA
M _{CC}	One input at 0.3V or 1.1V Other inputs at 0 or V _{CC} , $I_0 = 0$	1.8V	1(0 10	μA
C _i	$V_{I} = V_{CC}$ or GND	3.3 V	2 10	2 10	pF
Co	$V_{O} = V_{CC}$ or GND	3.3 V	2.5	2.5	pF

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7)

PARAMETER	FROM	то	FREQUENCY	V	<u> </u>	T _A :	= 25°0	C	T _A = –65°C to 125°C		25°C	
	(INPUT)	(OUTPUT)	(TYP)	V _{cc}	c C∟	MIN T	TYP	MAX	MIN	TYP	MAX	UNIT
				5.0V	15pF		4	5		4	5	
				5.00	30pF		5.5	7.0		5.5	7.0	ns
	Any In Y		DC to 50 MHz	3.3V	15pF		4.8	5		5	5.5	ns
		V			30pF		5	5.5		5.5	6.5	
t _{pd}		ř		2.5V	15pF		6	6.5		7	7.5	20
			DC to 25 MHz		30pF		6.5	7.5		7.5	8.5	ns
			DC to 15 MHz	1.0\/	15pF	1	10.5	11		11	12	20
				1.8V	30pF		12	13		12	14	ns

Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V ± 0.15 V	14	
C	Dower dissinction conscitance	f 1 MUE and 10 MUE	2.5 V ± 0.2 V	14	- 5
C _{pd}	Power dissipation capacitance	f = 1 MHz and 10 MHz	3.3 V ± 0.3 V	14	pF
			5.5 V ± 0.5 V	14	



www.ti.com

Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 6. Load Circuit and Voltage Waveforms

More Product Selection

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T08	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T17	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T50	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T126	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



11-Dec-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T02DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(NEB3 ~ NEBS)	Samples
SN74LV1T02DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(WB3 ~ WBS)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



11-Dec-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T02DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LV1T02DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LV1T02DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T02DCKR	SC70	DCK	5	3000	180.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Dec-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T02DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LV1T02DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T02DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T02DCKR	SC70	DCK	5	3000	202.0	201.0	28.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated