

SN5473, SN54H73, SN54L73, SN54LS73A SN7473, SN74H73, SN74LS73A

Dual J-K Flip-Flops with Clear

The '73, 'H73, and 'L73 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, 'H73, and 'L73 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the $\overline{\mathbb{Q}}$ output high.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

REVISED DECEMBER 1983

Package Options Include Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

description

The '73, 'H73, and 'L73 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73, 'H73, and 'L73 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Ω output low and the $\overline{\Omega}$ output high.

The SN5473, SN54H73, SN54L73, and the SN54LS73A are characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to $125\,^{\circ}\text{C}$. The SN74T3, SN74H73, and the SN74LS73A are characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

SN5473, SN54H73, SN54LS73A . . . J OR W PACKAGE SN54L73 . . . J PACKAGE SN7473, SN74H73 . . . J OR N PACKAGE SN74LS73A . . . D. J OR N PACKAGE (TOP VIEW)

1CLK □	U1411J
1CLR 2	13 10
1K □3	12 10
VCC □4	11 GND
2CLK ☐ 5	10 2K
2CLR 6	9 20
2J 🛮 7	8 <u>2 a</u>

'73, 'H73, 'L73 FUNCTION TABLE

	INPUT	s		OUTPUTS			
CLR	CLK	J	K	Q	Q		
L	×	X	Х	L	Н		
н	工	L	L	α_0	\overline{a}_0		
н	л.	н	L	Н	L		
н	√.	L	н	L	н		
Н	几	н	Н	TOG	GLE		

'LS73A FUNCTION TABLE

	INPU	rs		OUTE	UTS
CLR	CLK	J	к	a	ā
L	×	Х	×	L	Н
Н	1	L	L	00	$\overline{\alpha}_{O}$
н	4	Н	L	н	L
н	1	L	н	L	Н
н	1	Н	н	TOG	GLE
Н	н	×	×	ao	Q_{O}


FOR CHIP CARRIER INFORMATION,
CONTACT THE FACTORY

3

TTL DEVICES


TYPES SN5473, SN54H73, SN54L73, SN54LS73A, SN7473, SN74H73, SN74LS73A

DUAL J-K FLIP-FLOPS WITH CLEAR




Pin numbers shown on logic notation are for D, J or N packages.


schematics of inputs and outputs




′73





M TTL DEVICES





′H73















CLR

logic diagrams (continued) 'L73 ō



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: '73, 'H73, 'L73		5.5 V
'LS73A		7 V
Operating free-air temperature range:	SN54'	- 55°C to 125°C
	SN74'	
Storage temperature range		- 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

TYPES SN5473, SN7473 DUAL J-K FLIP-FLOPS WITH CLEAR

recommended operating conditions

				SN547	3		SN747	3	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5,5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8,0			0.8	٧
ЮН	High-level output current				- 0.4			- 0.4	mA
loL	Low-level output current		1		16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47			ns
		CLR low	25			25			1
t _{su}	Input setup time before CLK↑		0			0			ns
th	Input hold time data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	RAMETER	т.	ST CONDITION	ie†		SN5473			SN7473		UNIT
PAI	RAMETER	16	ST CONDITION	15.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT_
VIK		V _{CC} = MIN,	I _I = - 12 mA				- 1.5			- 1.5	V
VOH		V _{CC} = MIN, I _{OH} = 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	V
4		V _{CC} = MAX,	V ₁ = 5.5 V				1		-	1	mA
Long	J or K	V _{CC} = MAX,	V ₁ = 2.4 V				40			40	μА
ſН	CLR or CLK	VCC - IVIAA,	V - 2.4 V				80			80	μΑ.
	J or K						- 1.6			- 1.6	
IL	CLR	VCC = MAX,	V ₁ = 0.4 V				- 3.2			- 3.2	mA
	CLK						- 3.2			- 3.2	1
los§		V _{CC} = MAX			- 20		- 57	- 18		- 57	mA
lcc		V _{CC} = MAX,	See Note 2			10	20		10	20	mA

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- All typical values are at V_{CC} = 5V. T_A = 25°C.
 Not more than one output should be shorted at a time.

 NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn.

 At the time of measurement, the clock input is grounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{max}				15	20		MHz
tPLH .	CLR	<u> </u>			16	25	กร
tPHL	CER	Q RL=	$R_{\perp} = 400^{\circ}\Omega$, $C_{\perp} = 15 \text{ pF}$		25	40	ns
^t PLH	CLK	Q or Q			16	25	ns
^t PHL	OLK	QorQ			25	40	ns

[¶] f_{max} = maximum clock frequency; t_{PLH} = propagation delay time, low-to-high-level output; t_{PHL} = propagation delay time, high-to-low-level output,

NOTE 3: See General Information Section for load circuits and voltage waveforms.



TYPES SN54H73, SN74H73 DUAL J-K FLIP-FLOPS WITH CLEAR

recommended operating conditions

			1 :	SN54H7	3		N74H7	3	T
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
v_{IH}	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.8			0.8	V
ІОН	High-level output current		T		- 0.5	$\overline{}$		- 0.5	mA
lOL	Low-level output current	- 11	\top		20			20	mA
		CLK high	12			12	_		
t_{W}	Pulse duration	CLK low	28			28			ns
		CLR low	16			16			ì
	Input setup time before CLK1	High-level data	0			0			
t _{su}	Import setup time before CERT	Low-level data	0			0			ns
th	Input hold time, data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ΡΔ	RAMETER	7	EST CONDITIO	Not		SN54H7	3		SN74H7	'3	T
			EST CONDITIO		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
V_{IK}		V _{CC} = MIN,	I ₁ = 8 mA				- 1.5			- 1.5	V
∨он		V _{CC} = MIN, I _{OH} = - 0.5 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V	2.4	3.4		2.4	3.4		v
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} ≈ 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
Ч		V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
ΊΗ	J, K, or CLK	V _{CC} = MAX,	V ₁ = 2.4 V				50			50	
чн	CLR	VCC MAA,	V - 2.4 V				100	L.		100	μА
IL	J, K, or CLK	V _{CC} = MAX,	V ₁ = 0.4 V				- 2			- 2	
112	CLR	*CC = IIIAA,	V - 0.4 V				- 4			- 4	mA
los§		V _{CC} = MAX			- 40		100	- 40		- ¹00	mA
lcc		V _{CC} = MAX,	See Note 2			16	25		16	25	mA

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

 § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

 NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				25	30		MHz
^t PLH	CLR	Q			6	13	ns
tPHL .	CLH	Q	$R_L = 280 \Omega$, $C_L = 25 pF$		12	24	ns
tPLH	CLK	Q or Q			14	21	ns
tPHL	DEIX	K Q or Q			22	27	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

TYPE SN54L73 DUAL J-K FLIP-FLOPS WITH CLEAR

recommended operating conditions

			MIN	NOM	MAX	UNIT
v _{cc}	Supply voitage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
V	Low-level input voltage	Clock input			0.6	v
VIL	Low-level input voltage	All other inputs			0.7	ľ
Іон	High-level output current				- 0.1	mA
lor	Low-level output current				2	mA
	Pulse duration	CLK high or low	200			
tw	ruise duration	CLR low	100			ns
t _{su}	Setup time before CLK †		0			ns
th	Hold time-data after CLK ‡		0			ns
TA	Operating free-air temperature		- 55		125	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwire noted)

PA	RAMETER		TE	ST CONDITIONS	t	MIN	TYP‡	MAX	UNIT
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	I _{OH} = - 0.1 mA	2.4	3.3		V
VOL		V _{CC} = MIN,	V _{IH} ≈ 2 V,	VIL = MAX,	I _{OL} = 2 mA		0.15	0.3	V
I _I	J or K	V _{CC} = MAX,	V. = 5.5.V		7211111			0.1	mA
-1	CLR or CLK	ACC - IMAX	V - 0.5 V					0.2	IIIA
	J or K							10	
ЧН	CLR	V _{CC} = MAX,	V _I = 2.4 V					20	μA
	CLK							- 200	
	J or K	V	V = 0.2 V					- 0.18	
HL	CLR or CLK	V _{CC} = MAX,	V = 0.3 V					- 0.36	mA
los		V _{CC} = MAX				- 3		_ 15	mA
Icc		V _{CC} = MAX,	See Note 2				0.76	1.44	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			TYP	MAX	UNIT
fmax					2.5	3		MHz
^t PLH	CLR	Q or Q				35	75	ns
*****	CLR (CLK high)	Ω or Ω	D: =41:0	0 - 50 - 5		60	150	
tPHL	CLR (CLK low)		$R_L = 4 k\Omega$, $C_L = 50 pF$	C _L = 50 pF			200	ns
tPLH .	CLK	Q or Q			10	35	75	ns
[†] PHL	OLK				10	60	150	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

recommended operating conditions

			SI	SN54LS73A			SN74LS73A		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage			5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			- v
VIL	Low-level input voltage		+		0.7			0.8	V
ІОН	High-level output current				0.4			- 0.4	<u> </u>
OL	Low-level output current				4	-			mA
fclock	Clock frequency		0		30	0		30	mA MHz
t _w Pulse du	Pulse duration	CLK high	20		- 50	20		30	WIHZ
	- disc dolation	CLR fow	25			20			ns
t _{su}	Set up time-before CLK	data high or low	20			20			
-50	oct op time-belole CER‡	CLR inactive	20			20			ns
th	Hold time-data after CLK		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	
					123			/0	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SI	SN54LS73A			SN74LS73A			
					MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIK		V _{CC} = MIN,					- 1.5			1.5	V	
v_{OH}		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		v	
Vo.		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{1H} = 2 V,		0.25	0.4	_	0.25	0.4	-	
VOL		V _{CC} = MIN,	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5	· V	
	J or K	V _{CC} = MAX,	V _i = 7 V		_		0.1	_		0.1	 	
1	CLR						0.3	1		0.3	mA	
	CLK						0.4			0.4		
	J or K	V _{CC} = MAX,					20			20		
ΊH	CLR		V _I = 2.7 V				60			60	μА	
	CLK						80			80		
IL	J or K	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.4 - 0.8			- 0.4	mA	
los§		V _{CC} = MAX,	See Note 4		- 20		- 0.8 - 100	- 20		- 0.8 - 100		
Icc		V _{CC} = MAX,	See Note 2		120	4	6	- 20	4	- 100	mA mA	

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
 ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.
 § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is
- NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

 NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_Q = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDIT	MIN	TYP	MAX	UNIT	
fmax					30	45		MHz
^t PLH	CLR or CLK	Q or Q	$R_{\perp} = 2 k\Omega$,	C _L = 15 pF		15	20	ns
tPHL.		1 20.4				15	20	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

