DGG OR DGV PACKAGE

SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

- **Member of the Texas Instruments** Widebus™ Family
- TI-OPC™ Circuitry Limits Ringing on **Unevenly Loaded Backplanes**
- **OEC™** Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- **Bidirectional Interface Between GTLP** Signal Levels and LVTTL Logic Levels
- **LVTTL Interfaces Are 5-V Tolerant**
- Medium-Drive GTLP Outputs (50 mA)
- LVTTL Outputs (-24 mA/24 mA)
- **GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads**
- Ioff, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- **Bus Hold on A-Port Data Inputs**
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

description

The SN74GTLPH16945 is a medium-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards

(TOP VIEW) 48 1 1 OE 1DIR L 1A1 🛮 2 47 🛮 1B1 1A2 🛮 3 46 1 1B2 GND [] 4 45 GND 1A3 🛮 5 44 🛮 1B3 1A4 🛮 6 43 1 1B4 42 BIAS V_{CC} V_{CC} 47 1A5 🛮 8 41 1 1B5 1A6 🛮 9 40 II 1B6 39 [] GND GND [] 10 1A7 🛮 11 38 🛮 1B7 1A8 🛮 12 37 1 1B8 2A1 [] 13 36 L 2B1 2A2 14 35 2B2 GND 15 34 [] GND 33 2B3 2A3 16 2A4 🛮 17 32 2B4 V_{CC} **∐** 18 31 D V_{REF} 2A5 19 30 2B5 2A6 20 29 D 2B6 GND | 21 28 | GND 2A7 22 27 2B7 2A8 🛮 23 26 2B8 25 2OE 2DIR 24

operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16945 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{RFF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{RFF} is the B-port differential input reference voltage.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments



SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

description (continued)

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL PACKAGE (TOP VIEW) 2 3 4 5 6 00000 00000 В 00000 С 000000D Ε F \bigcirc \circ G 00000 00000 Н 00000 J 00000 K

terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1A2	1A1	GND	GND	1B1	1B2
С	1A4	1A3	Vcc	BIAS V _{CC}	1B3	1B4
D	1A6	1A5	GND	GND	1B5	1B6
E	2A8	1A7			1B7	1B8
F	2A1	2A2			2B2	2B1
G	2A3	2A4	GND	GND	2B4	2B3
н	2A5	2A6	Vcc	VREF	2B6	2B5
J	2A7	2A8	GND	GND	2B8	2B7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>

NC - No internal connection

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLPH16945GR	GTLPH16945
–40°C to 85°C	TVSOP - DGV	Tape and reel	SN74GTLPH16945VR	GL945
	VFBGA – GQL	Tape and reel	SN74GTLPH16945KR	GL945

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



functional description

The SN74GTLPH16945 is a medium-drive (50 mA), 16-bit bus transceiver partitioned as two 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.


For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except $\overline{\mathsf{OE}}$ and DIR are low.

FUNCTION TABLE

INP	UTS	OUTPUT	MODE
OE	DIR	001701	WODE
Н	Х	Z	Isolation
L	L	B data to A port	True transparant
L	Н	A data to B port	True transparent

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} and BIAS V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1): A port and control inputs	0.5 V to 7 V
B port and V _{REF}	0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	0.5 V to 7 V
B port	
Current into any output in the low state, IO: A port	
B port	
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	
Input clamp current, $I_{IK}(V_I < 0)$	
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DGV package	58°C/W
GQL package	
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - This current flows only when the output is in the high state and V_O > V_{CC}.
 The package thermal impedance is calculated in accordance with JESD 51-7.



SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V	
\/	Termination voltage	GTL	1.14	1.2	1.26	V	
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V	
\/	Poforono voltago	GTL	0.74	0.8	0.87	V	
VREF	Reference voltage	GTLP	0.87	1	1.1	V	
\/.	lanut valtara	B port			VTT	V	
VI	Input voltage	Except B port		Vcc	5.5	ľ	
\/	High-level input voltage	B port	V _{REF} +0.05			V	
VIH	nigri-level iriput voltage	Except B port	2			V	
\/	Low-level input voltage	B port			V _{REF} -0.05	V	
V _{IL}	Low-level input voltage	Except B port			0.8	V	
ΙK	Input clamp current				-18	mA	
IOH	High-level output current	A port			-24	mA	
la.	Lour lovel output outpot	A port			24	mA	
lOL	Low-level output current	B port			50	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V	
T _A	Operating free-air temperature		-40		85	°C	
				-			

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS	}	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 3.15 V,	I _I = −18 mA			-1.2	V	
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2				
Vон	A port	Voc - 2.15 V	I _{OH} = -12 mA	2.4			V	
		V _{CC} = 3.15 V	I _{OH} = -24 mA	2				
	A port	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2		
		V _{CC} = 3.15 V	I_{OL} = 12 mA			0.4		
		VCC = 3.13 V	I _{OL} = 24 mA			0.5		
VOL		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I_{OL} = 100 μ A			0.2	V	
	B port		I _{OL} = 10 mA			0.2		
	D port	V _{CC} = 3.15 V	$I_{OL} = 40 \text{ mA}$			0.4		
			$I_{OL} = 50 \text{ mA}$			0.55).55	
lį	Control inputs	$V_{CC} = 3.45 \text{ V},$	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ	
. +	A port	V 245 V	AO = ACC			10	A	
I _{OZH} ‡	B port VCC	V _{CC} = 3.45 V	V _O = 1.5 V			10	μΑ	
lozL [‡]	A and B ports	V _{CC} = 3.45 V,	V _O = GND			-10	μΑ	
I _{BHL} §	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ	
I _{BHH} ¶	A port	$V_{CC} = 3.15 \text{ V},$	V _I = 2 V	-75			μΑ	
I _{BHLO} #	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	500			μΑ	
Івнно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μΑ	
		V _{CC} = 3.45 V, I _O = 0,	Outputs high			50		
ICC	A or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			50	mA	
		V_I (B port) = V_{TT} or GND	Outputs disabled			50		
ΔlCC☆		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GN				1.5	mA	
Ci	Control inputs	V _I = 3.15 V or 0			4.5	5	pF	
C.	A port	V _O = 3.15 V or 0			7.5	9	nE.	
C _{io}	B port	V _O = 1.5 V or 0			7.5	9	pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		10	μΑ
IOZPU	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ



[‡] For I/O ports, the parameters I_{OZH} and I_{OZL} include the input leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL}max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{II} max.

The bus-hold circuit can source at least the minimum high sustaining current at V_{IH}min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH}min.

 $[\]overset{\text{\#}}{\text{--}}$ An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCES292D - OCTOBER 1999 - REVISED NOVEMBER 2001

live-insertion specifications for B port over recommended operating free-air temperature range


PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS Voc)	V _{CC} = 0 to 3.15 V	BIAS V _{CC} = 3.15 V to 3.45 V,	Va (P. nort) - 0 to 1 5 V			mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS VCC = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	I _O = 0	0.95	1.05	V
lo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V_O (B port) = 0.6 V	-1		μΑ

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
^t PLH	A	В	2.1		6.3	no
^t PHL] ^	Ь	2.1		6.3	ns
t _{en}	ŌĒ	В	2		6.9	
^t dis		В	2		6.9	ns
t _r	Rise time, B outp	Rise time, B outputs (20% to 80%)		2.5		ns
t _f	Fall time, B output	uts (80% to 20%)		2.1		ns
^t PLH	В	^	2.1		5.3	
^t PHL]	A	2.1		5.3	ns
t _{en}	ŌĒ	_	0.3		5.7	
^t dis]	А	0.3		5.7	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

1.5 V

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

(B port to A port)

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_f \approx 2 ns. t_f \approx 2 ns.

Output

Waveform 2

(see Note B)

S1 at GND

- Voh

≈0 V

V_{OH} - 0.3 V

1.5 V

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

(A port)

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

- V_{ОН}

VOL



Output

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. Medium-Drive Test Backplane

Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	түр†	UNIT
^t PLH	Α	В	4.3	ns
^t PHL	4	ם	4.3	110
t _{en}	ŌĒ	В	5	ns
^t dis		ם	4.4	115
t _r	Rise time, B outp	uts (20% to 80%)	1	ns
t _f	Fall time, B outpu	uts (80% to 20%)	2	ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. All values are derived from TI-SPICE models.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265