## SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

- Undershoot Protection for Off-Isolation on A and B Ports Up To -2 V
- Integrated Diode to V<sub>CC</sub> Provides 5-V Input Down To 3.3-V Output Level Shift
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (r<sub>on</sub>)
  Characteristics (r<sub>on</sub> = 3 Ω Typical)
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C<sub>io(OFF)</sub> = 5 pF Typical)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- V<sub>CC</sub> Operating Range From 4.5 V to 5.5 V

- Data I/Os Support 0 to 5-V Signaling Levels (0.8-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V)
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

# DB, DBQ, DGV, DW, OR PW PACKAGE (TOP VIEW)

			_	
10E [	1	$\cup_{24}$	1	V <sub>CC</sub>
1B1 [	2	23	1	2B5
1A1 [	3	22	1	2A5
1A2[	4	21		2A4
1B2 [	5	20	1	2B4
1B3 [	6	19	1	2B3
1A3 [	7	18	1	2A3
1A4 [	8	17	•	2A2
1B4 [	9	16	: [	2B2
1B5 [	10	15	: [	2B1
1A5 [	11	14		2A1
GND [	12	13		2 <mark>OE</mark>

#### description/ordering information

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	COIC DW	Tube	SN74CBTD3384CDW	CDTD2204C
	SOIC - DW	Tape and reel	SN74CBTD3384CDWR	CBTD3384C
	CCOD DD	Tube	SN74CBTD3384CDB	000040
-40°C to 85°C	SSOP – DB	Tape and reel	SN74CBTD3384CDBR	CC384C
-40 C to 65 C	SSOP (QSOP) – DBQ	Tape and reel	SN74CBTD3384CDBQR	CBTD3384C
	TOOOD DW	Tube	SN74CBTD3384CPW	000040
	TSSOP - PW	Tape and reel	SN74CBTD3384CPWR	CC384C
	TVSOP - DGV	Tape and reel	SN74CBTD3384CDGVR	CC384C

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### description/ordering information (continued)

The SN74CBTD3384C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. This device features an integrated diode in series with V<sub>CC</sub> to provide level shifting for 5-V input down to 3.3-V output levels. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBTD3384C provides protection for undershoot up to -2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBTD3384C is organized as two 5-bit bus switches with separate output-enable (1OE, 2OE) inputs. It can be used as two 5-bit bus switches or as one 10-bit bus switch. When  $\overline{OE}$  is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

**FUNCTION TABLE** (each 5-bit bus switch)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect


### logic diagram (positive logic)





SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### simplified schematic, each FET switch (SW)



†EN is the internal enable signal applied to the switch.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Control input voltage range, VIN (see Notes 1 a	and 2)	–0.5 V to 7 V
Switch I/O voltage range, V <sub>I/O</sub> (see Notes 1, 2,	and 3)	–0.5 V to 7 V
Control input clamp current, I <sub>IK</sub> (V <sub>IN</sub> < 0)		
I/O port clamp current, $I_{I/OK}$ ( $V_{I/O} < 0$ )		
ON-state switch current, I <sub>I/O</sub> (see Note 4)		
Continuous current through V <sub>CC</sub> or GND termin		
Package thermal impedance, θ <sub>JA</sub> (see Note 5)	: DB package	63°C/W
	DBQ package	61°C/W
	DGV package	86°C/W
	DW package	46°C/W
	PW package	88°C/W
Storage temperature range, Teta		-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to ground unless otherwise specified.
  - 2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3.  $V_I$  and  $V_O$  are used to denote specific conditions for  $V_{I/O}$ .
  - 4.  $I_I$  and  $I_O$  are used to denote specific conditions for  $I_{I/O}$ .
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Notes 6 and 7)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2	5.5	V
VIL	Low-level control input voltage	0	8.0	V
V <sub>I/O</sub>	Data input/output voltage	0	5.5	V
TA	Operating free-air temperature	-40	85	°C

- NOTES: 6. All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
  - 7. In applications with fast edge rates, multiple outputs switching, and operating at high frequencies, the output may have little or no level-shifting effect.



# SN74CBTD3384C 10-BIT FET BUS SWITCH WITH LEVEL SHIFTING 5-V BUS SWITCH WITH –2-V UNDERSHOOT PROTECTION

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
VIK	Control inputs	$V_{CC} = 4.5 V$ ,	$I_{IN} = -18 \text{ mA}$				-1.8	V
VIKU	Data inputs	V <sub>CC</sub> = 5 V,	$0 \text{ mA} > I_{I} \ge -50 \text{ mA},$ $V_{IN} = V_{CC} \text{ or GND},$	Switch OFF			-2	V
VOH		See Figures 4 and 5						
I <sub>IN</sub>	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{IN} = V_{CC}$ or GND				±1	μΑ
loz‡		V <sub>CC</sub> = 5.5 V,	$V_O = 0 \text{ to } 5.5 \text{ V},$ $V_I = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±10	μА
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	V <sub>I</sub> = 0			10	μΑ
Icc		V <sub>CC</sub> = 5.5 V,	$I_{I/O} = 0,$ $V_{IN} = V_{CC} \text{ or GND},$	Switch ON or OFF			1.5	mA
∆lcc§	Control inputs	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2.5	mA
C <sub>in</sub>	Control inputs	$V_{IN} = 3 \text{ V or } 0$				3.5		pF
C <sub>io(OFF)</sub>		$V_{I/O} = 3 \text{ V or } 0,$	Switch OFF,	$V_{IN} = V_{CC}$ or GND		5		pF
C <sub>io(ON)</sub>		$V_{I/O} = 3 \text{ V or } 0,$	Switch ON,	V <sub>IN</sub> = V <sub>CC</sub> or GND		12.5		pF
r <sub>on</sub> ¶		V <sub>CC</sub> = 4.5 V	V 0	I <sub>O</sub> = 64 mA		3	6	
			V  = 0	I <sub>O</sub> = 30 mA		3	6	Ω
			V <sub>I</sub> = 2.4 V,	$I_O = -15 \text{ mA}$		8	20	

VIN and IIN refer to control inputs. VI, VO, II, and IO refer to data pins.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO	ΥCC =	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	
t <sub>pd</sub> #	A or B	B or A		0.15	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	4.8	ns
<sup>t</sup> dis	ŌĒ	A or B	1.5	4.8	ns

<sup>#</sup>The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V (unless otherwise noted),  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.


<sup>§</sup> This is the increase in supply current for each input that is at the specified voltage level, rather than VCC or GND.

<sup>¶</sup> Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

### undershoot characteristics (see Figures 1 and 2)

PARAMETER	TEST CONDITIONS			MIN	TYP†	MAX	UNIT
VOUTU	$V_{CC} = 5.5 \text{ V},$	Switch OFF,	$V_{IN} = V_{CC}$ or GND	2	V <sub>OH</sub> -0.3		V

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 5 V (unless otherwise noted), T<sub>A</sub> = 25°C.










Figure 2. Transient Input Voltage (V<sub>I</sub>) and Output Voltage (V<sub>OUTU</sub>) Waveforms (Switch OFF)

SCDS133A -SEPTEMBER 2003 - REVISED OCTOBER 2003

#### PARAMETER MEASUREMENT INFORMATION FOR LEVEL SHIFTER



TEST	VCC	S1	RL	٧ <sub>I</sub>	CL	${f v}_{\!\Delta}$
tpd(s)	5 V $\pm$ 0.5 V	Open	500 Ω	V <sub>CC</sub> or GND	50 pF	
tPLZ/tPZL	5 V ± 0.5 V	7 V	500 Ω	GND	50 pF	0.3 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	5 V ± 0.5 V	Open	500 Ω	VCC	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms



SCDS133A - SEPTEMBER 2003 - REVISED OCTOBER 2003

#### **TYPICAL CHARACTERISTICS**



#### OUTPUT VOLTAGE HIGH vs SUPPLY VOLTAGE




Figure 4. V<sub>OH</sub> Values

#### **TYPICAL CHARACTERISTICS (continued)**




Figure 5. Data Output Voltage vs Data Input Voltage



#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



# DW (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### DBQ (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-137.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated