DGG OR DL PACKAGE (TOP VIEW)

SCDS008L - MAY 1993 - REVISED NOVEMBER 2001

- Member of the Texas Instruments Widebus™ Family
- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input Levels

description

The SN74CBT16214 provides 12 bits of high-speed TTL-compatible bus switching between three separate ports. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 12-bit bus-select switch via the data-select (S0–S2) terminals.

S0 56**∏** S1 1A 🛮 2 55 S2 1B3**∏**3 54 1 1B1 2A Π 4 53**∏**1B2 2B3 **∏** 5 52**∏**2B1 3A **∏** 6 51 1 2B2 3B3 **∏** 7 50**∏**3B1 GND **1**8 49 GND 48**∏**3B2 4A 🗍 9 4B3 **∏** 10 47 **1** 4B1 46 1 4B2 5A 🛮 11 5B3 **∏** 12 45**∏**5B1 6A Π 13 44**∏**5B2 6B3 🛮 14 43 🛭 6B1 7A 🛮 15 42 6B2 7B3 **∏** 16 41**∏**7B1 40**∏**7B2 V_{CC} **∐** 17 8A 🛮 18 39 8B1 GND **1** 19 38 | GND 37 8B2 8B3 **∏** 20 9A 🛮 21 36**∏**9B1 9B3 **1** 22 35**∏**9B2 10A 🛮 23 34 🛮 10B1 10B3 🛮 24 33 **1** 10B2 32**∏** 11B1 11A | 25 31 11B2 11B3 🛮 26 30 12B1 12A 🛮 27 12B3 [] 28 29 🛮 12B2

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	SSOP – DL	Tube	SN74CBT16214DL	CBT16214	
	330F - DL	Tape and reel	SN74CBT16214DLR	CB110214	
	TSSOP – DGG	Tape and reel	SN74CBT16214DGGR	CBT16214	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




SCDS008L - MAY 1993 - REVISED NOVEMBER 2001

FUNCTION TABLE

	INPUTS		INPUT/OUTPUT	FUNCTION	
S2	S1	S0	Α	FUNCTION	
L	L	L	Z	Disconnect	
L	L	Н	B1	A port = B1 port	
L	Н	L	B2	A port = B2 port	
L	Н	Н	Z	Disconnect	
Н	L	L	Z	Disconnect	
Н	L	Н	В3	A port = B3 port	
Н	Н	L	B1	A port = B1 port	
Н	Н	Н	B2	A port = B2 port	

logic diagram (positive logic)





SCDS008L - MAY 1993 - REVISED NOVEMBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG	package64°C
DL pa	ckage56°C
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	V
VIH	High-level control input voltage	2		V
VIL	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT				
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2	V	
1.		$V_{CC} = 0$,	V _I = 5.5 V				10		
۱ ا		$V_{CC} = 5.5 \text{ V},$	$V_I = 5.5 \text{ V or GND}$				±1	μΑ	
Icc		V _{CC} = 5.5 V,	$I_{O} = 0$,	$V_I = V_{CC}$ or GND			3	μΑ	
∆l _{CC} §	Control inputs	V _C C = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA	
Ci	Control inputs	V _I = 3 V or 0				4		pF	
C _{io(OFF)}		$V_{O} = 3 \text{ V or } 0,$	S_0 , S_1 , and $S_2 = GND$			7.5		pF	
r _{on} ¶		$V_{CC} = 4 \text{ V},$ TYP at $V_{CC} = 4 \text{ V}$	V _I = 2.4 V,	I _I = 15 mA		14	20		
			CC = 4.5 V V _I = 0	I _I = 64 mA		4	7	Ω	
		V _{CC} = 4.5 V		I _I = 30 mA		4	7		
			V _I = 2.4 V,	I _I = 15 mA		6	12		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}C$.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

[¶] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


SCDS008L - MAY 1993 - REVISED NOVEMBER 2001

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4 V		V _{CC} = 5 V ± 0.5 V		UNIT
	(INFOT)	(0011 01)	MIN	MAX	MIN	MAX	
t _{pd} †	A or B	B or A		0.35		0.25	ns
t _{pd}	S	B or A		15.3	5.5	13.9	ns
t _{en}	S	A or B		16	5.1	14.5	ns
t _{dis}	S	A or B		12.1	3.6	11.7	ns

[†] The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265