www.ti.com


SCDS114D-DECEMBER 2002-REVISED JUNE 2005

#### **FEATURES**

- High-Bandwidth Data Path (up to 500 MHz <sup>(1)</sup>)
- 5-V Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r<sub>on</sub>) Characteristics Over Operating Range (r<sub>on</sub> = 3 Ω Typ)
- Rail-to-Rail Switching on Data I/O Ports
  - 0- to 5-V Switching With 3.3-V V<sub>CC</sub>
  - 0- to 3.3-V Switching With 2.5-V V<sub>CC</sub>
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low Input/Output Capacitance Minimizes
   Loading and Signal Distortion
   (C<sub>io(OFF)</sub> = 4 pF Typ)
- Fast Switching Frequency (f<sub>OE</sub> = 20 MHz Max)
- For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, literature number SCDA008.

- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I<sub>CC</sub> = 1 mA Typ)
- V<sub>CC</sub> Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: PCI Interface, Differential Signal Interface, Memory Interleaving, Bus Isolation, Low-Distortion Signal Gating

# DBQ, DGV, OR PW PACKAGE (TOP VIEW)



#### DESCRIPTION/ORDERING INFORMATION

#### ORDERING INFORMATION

T <sub>A</sub>	PA	CKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - DBQ	Tape and reel	SN74CB3Q3384ADBQR	CB3Q3384A
4000 4 0500	TSSOP – PW	Tube	SN74CB3Q3384APW	BU384A
–40°C to 85°C	1330P – PW	Tape and reel	SN74CB3Q3384APWR	DU304A
	TVSOP - DGV	Tape and reel	SN74CB3Q3384ADGVR	BU384A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCDS114D-DECEMBER 2002-REVISED JUNE 2005

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

The SN74CB3Q3384A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance  $(r_{on})$ . The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3384A provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3384A is organized as two 5-bit bus switches with separate output-enable ( $1\overline{OE}$ ,  $2\overline{OE}$ ) inputs. It can be used as two 5-bit bus switches or as one 10-bit bus switch. When  $\overline{OE}$  is low, the associated 5-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When  $\overline{OE}$  is high, the associated 5-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

# FUNCTION TABLE (EACH 5-BIT BUS SWITCH)

INPUT OE	INPUT/OUTPUT A	FUNCTION
L	В	A port = B port
Н	Z	Disconnect


#### **LOGIC DIAGRAM (POSITIVE LOGIC)**





SCDS114D-DECEMBER 2002-REVISED JUNE 2005

#### SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



(1) EN is the internal enable signal applied to the switch.

## **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
V <sub>IN</sub>	Control input voltage range <sup>(2)(3)</sup>		-0.5	7	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2)(3)(4)</sup>		-0.5	7	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/OK</sub>	I/O port clamp current	V <sub>I/O</sub> < 0		-50	mA
I <sub>I/O</sub>	ON-state switch current <sup>(5)</sup>			±64	mA
lo	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DBQ package		61	
$\theta_{JA}$	Package thermal impedance (6)	DGV package		86	°C/W
		PW package		88	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	3.6	V
V	High lavel acatal input valtage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	5.5	V
$V_{IH}$	High-level control input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2	5.5	
V	Law law law taking taking taking	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V
$V_{IL}$	.ow-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0	0.8	V
$V_{I/O}$	Data input/output voltage		0	5.5	V
$T_A$	Operating free-air temperature		-40	85	°C

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> All voltages are with respect to ground, unless otherwise specified.

<sup>(3)</sup> The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(4)</sup> V<sub>I</sub> and V<sub>O</sub> are used to denote specific conditions for V<sub>I/O</sub>.

<sup>(5)</sup>  $I_1$  and  $I_0$  are used to denote specific conditions for  $I_{1/0}$ .

<sup>(6)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

## **SN74CB3Q3384A 10-BIT FET BUS SWITCH** 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

www.ti.com

SCDS114D-DECEMBER 2002-REVISED JUNE 2005

#### Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIO	NS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
$V_{IK}$		$V_{CC} = 3.6 \text{ V},$	$I_I = -18 \text{ mA}$				-1.8	V
I <sub>IN</sub>	Control inputs	V <sub>CC</sub> = 3.6 V,	V <sub>IN</sub> = 0 to 5.5 V				±1	μΑ
I <sub>OZ</sub> (3)		V <sub>CC</sub> = 3.6 V,	$V_{O} = 0 \text{ to } 5.5 \text{ V},$ $V_{I} = 0,$	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND			±1	μΑ
I <sub>off</sub>		$V_{CC} = 0$ ,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	$V_I = 0$			1	μΑ
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V,	$I_{I/O} = 0$ , Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND		1	2	mA
$\Delta I_{CC}^{(4)}$	Control inputs	$V_{CC} = 3.6 \text{ V},$	One input at 3 V,	Other inputs at V <sub>CC</sub> or GND			30	μΑ
Per control		$V_{CC} = 3.6 \text{ V},$	A and B ports open,		0.15	0.25	mA/	
I <sub>CCD</sub> <sup>(5)</sup>	input	Control input switching at 50% duty cycle				0.15	0.25	MHz
C <sub>in</sub>	Control inputs	$V_{CC} = 3.3 \text{ V},$	V <sub>IN</sub> = 5.5 V, 3.3 V, or	0		2.5	3.5	pF
C <sub>io(OFF)</sub>		V <sub>CC</sub> = 3.3 V,	Switch OFF, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		3.5	5	pF
C <sub>io(ON)</sub>		V <sub>CC</sub> = 3.3 V,	Switch ON, V <sub>IN</sub> = V <sub>CC</sub> or GND,	V <sub>I/O</sub> = 5.5 V, 3.3 V, or 0		8	10	pF
		$V_{CC} = 2.3 \text{ V},$	$V_I = 0$ ,	$I_O = 30 \text{ mA}$		3	8	
r (6)		TYP at $V_{CC} = 2.5 \text{ V}$	V <sub>I</sub> = 1.7 V,	I <sub>O</sub> = -15 mA		3.5	9	0
r <sub>on</sub> <sup>(6)</sup>		V - 2 V	$V_{I} = 0$ ,	I <sub>O</sub> = 30 mA		3	6	Ω
		$V_{CC} = 3 V$	V <sub>I</sub> = 2.4 V,	I <sub>O</sub> = -15 mA		3.5	8	

- $V_{IN}$  and  $I_{IN}$  refer to control inputs.  $V_I$ ,  $V_O$ ,  $I_I$ , and  $I_O$  refer to data pins. All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted),  $T_A$  = 25°C. For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.
- This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2).
- Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC}$ = 2.5 V $\pm$ 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	
f <sub>OE</sub> <sup>(1)</sup>	ŌĒ	A or B		10		20	MHz
t <sub>pd</sub> (2)	A or B	B or A		0.09		0.15	ns
t <sub>en</sub>	ŌĒ	A or B	1.5	7.2	1.5	6	ns
t <sub>dis</sub>	ŌE	A or B	1.5	6.6	1.5	6.6	ns

<sup>(1)</sup> Maximum switching frequency for control input ( $V_O > V_{CC}$ ,  $V_I = 5$  V,  $R_L \ge 1$  M $\Omega$ ,  $C_L = 0$ )
(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS114D-DECEMBER 2002-REVISED JUNE 2005




Figure 1. Typical ron vs VI






Figure 2. Typical I<sub>CC</sub> vs  $\overline{OE}$  Switching Frequency



#### PARAMETER MEASUREMENT INFORMATION



TEST	V <sub>CC</sub>	S1	R <sub>L</sub>	VI	CL	$V_{\Delta}$
t <sub>pd(s)</sub>	2.5 V $\pm$ 0.2 V	Open	500 Ω	V <sub>CC</sub> or GND	30 pF	
-pu(s)	3.3 V $\pm$ 0.3 V	Open	<b>500</b> Ω	V <sub>CC</sub> or GND	50 pF	
t <sub>PLZ</sub> /t <sub>PZL</sub>	2.5 V ± 0.2 V	2×V <sub>CC</sub>	500 Ω	GND	30 pF	0.15 V
PLZ/PZL	3.3 V $\pm$ 0.3 V	$2 \times V_{CC}$	500 Ω	GND	50 pF	0.3 V
4	2.5 V ± 0.2 V	GND	500 Ω	V <sub>CC</sub>	30 pF	0.15 V
t <sub>PHZ</sub> /t <sub>PZH</sub>	3.3 V ± 0.3 V	GND	500 Ω	V <sub>CC</sub>	50 pF	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd(s)}$ . The  $t_{pd}$  propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Test Circuit and Voltage Waveforms

#### PACKAGE OPTION ADDENDUM



.com 24-May-2007

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finisl	n MSL Peak Temp <sup>(3)</sup>
74CB3Q3384ADBQRE4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74CB3Q3384ADBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74CB3Q3384ADGVRE4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74CB3Q3384ADGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384ADBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74CB3Q3384ADGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74CB3Q3384APWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

24-May-2007


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document so to Customer on an annual basis.	
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document so to Customer on an annual basis.	
to Customer on an annual basis.	d by Ti
	a by 11






4-Jan-2008

#### TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3Q3384ADBQR	DBQ	24	SITE 41	330	16	6.5	9.0	2.1	8	16	Q1
SN74CB3Q3384ADGVR	DGV	24	SITE 41	330	12	7.0	5.6	1.6	8	12	Q1
SN74CB3Q3384APWR	PW	24	SITE 41	330	16	6.95	8.3	1.6	8	16	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74CB3Q3384ADBQR	DBQ	24	SITE 41	346.0	346.0	33.0
SN74CB3Q3384ADGVR	DGV	24	SITE 41	346.0	346.0	29.0
SN74CB3Q3384APWR	PW	24	SITE 41	346.0	346.0	33.0

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# DBQ (R-PDSO-G24)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153