

SCBS037D - AUGUST 1989 - REVISED MAY 2004


- State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ}
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses

SN54BCT646 . . . JT OR W PACKAGE SN74BCT646 . . . DW OR NT PACKAGE (TOP VIEW)



- Multiplexed Real-Time and Stored Data
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)





NC - No internal connection

description/ordering information

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'BCT646 devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus will receive data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

ORDERING INFORMATION

TA	PACKA	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT	Tube	SN74BCT646NT	SN74BCT646NT
0°C to 70°C	0010 014	Tube	SN74BCT646DW	DOTO 40
	SOIC - DW	Tape and reel	SN74BCT646DWR	BCT646
	CDIP – JT	Tube	SNJ54BCT646JT	SNJ54BCT646JT
-55°C to 125°C	CFP – W	Tube	SNJ54BCT646W	SNJ54BCT646W
	LCCC – FK	Tube	SNJ54BCT646FK	SNJ54BCT646FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS037D - AUGUST 1989 - REVISED MAY 2004

description/ordering information(continued)

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



SCBS037D - AUGUST 1989 - REVISED MAY 2004




Figure 1. Bus-Management Functions




SCBS037D - AUGUST 1989 - REVISED MAY 2004

FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
OE	DIR	CLKAB CLKBA		SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION
Х	Х	1	Χ	Х	Χ	Input Unspecified [†]		Store A, B unspecified [†]
Х	X	Х	\uparrow	X	Χ	Unspecified [†] Input		Store B, A unspecified [†]
Н	Х	1	↑	Х	Χ	Input	Input	Store A and B data
Н	X	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Χ	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Χ	Н	Output Input		Stored B data to A bus
L	Н	Х	Χ	L	Χ	Input	Output	Real-time A data to B bus
L	Н	H or L	X	Н	Χ	Input Output		Stored A data to B bus

[†] The data output functions can be enabled or disabled by various signals at the $\overline{\text{OE}}$ and DIR inputs. Data input functions always are enabled, i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.



SCBS037D - AUGUST 1989 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range: Control inputs (see Note 1)	
I/O ports (see Note 1)	\dots –0.5 V to 5.5 V
Voltage range applied to any output in the disabled or power-off state, VO	–0.5 V to 7 V
Voltage range applied to any output in the high state, VO	\dots -0.5 V to V _{CC}
Current into any output in the low state: SN54BCT646	96 mA
SN74BCT646	128 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T _{eta}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-3.

recommended operating conditions (see Note 4)

		SN	54BCT6	46	SN	74BCT6	46	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
lıĸ	Input clamp current			-18			-18	mA
IOH	High-level output current			-12			-15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS037D - AUGUST 1989 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN	54BCT6	46	SN	74BCT6	46	LINUT
PAI	RAMETER	TES	ST CONDITIONS	MIN	TYP†	MAX	MIN	TYP	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
			$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		
∨он		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2	3.2					V
			$I_{OH} = -15 \text{ mA}$				-1.2 2.4 3.3 2 3.1 0.42 0.55 1 1 70 20 -0.7 -0.7 -100 -225 42 67 5.6 9 10 16 6			
V		V 45V	I _{OL} = 48 mA		0.38	0.55				V
VOL		V _{CC} = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.42	0.55	٧
	A or B port	V 55V	\\. F.F.\\			1			1	^
11	Control inputs	V _{CC} = 5.5 V,	V _I = 5.5 V			1			1	mA
ı+	A or B port	V 55V	V 07V			70			70	^
¹ _{IH} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{ } = 2.7 \text{ V}$			20			20	μΑ
. +	A or B port	V 55V	V 05V			-0.7			-0.7	4
I _{IL} ‡	Control inputs	$V_{CC} = 5.5 \text{ V},$	$V_{I} = 0.5 V$			-0.7			-0.7	mA
los§	_	V _{CC} = 5.5 V,	V _O = 0	-100		-225	-100		-225	mA
ICCL	A or B port	V _{CC} = 5.5 V,	$V_I = GND$		42	67		42	67	mA
ІССН	A or B port	V _{CC} = 5.5 V,	V _I = 4.5 V		5.6	9		5.6	9	mA
ICCZ	A or B port	V _{CC} = 5.5 V,	V _I = GND		10	16		10	16	mA
Ci	Control inputs	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6			6		pF
C _{io}	A or B port	V _{CC} = 5 V,	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$		12			14		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} =	$V_{CC} = 5 V$, $T_A = 25^{\circ}C$		SN54BCT646		T646	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		83		83		83	MHz
t _W	Pulse duration, CLK high or low	6		6		6		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	6		7		6		ns
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		0.5		ns



[‡] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


SCBS037D - AUGUST 1989 - REVISED MAY 2004

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO		CC = 5 V 4 = 25°C		SN54B	CT646	SN74BCT646		UNIT	
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			83			83		83		MHz	
t _{PLH}	CLICDA « CLICAD	A = = D	3.6	7	9.4	3.6	12.4	3.6	11.2		
^t PHL	CLKBA or CLKAB	A or B	3.9	7	9.2	3.9	11.5	3.9	10.6	ns	
t _{PLH}	A or B	D A	3.1	6	8.1	3.1	11.1	3.1	9.5		
t _{PHL}		B or A	3.7	6.8	8.9	3.7	12.1	3.7	10.5	ns	
t _{PLH}	SAB or SBA [†]	A = = D	4.5	8.8	11.2	4.5	15.2	4.5	13.8		
^t PHL	(with A or B high)	A or B	3.3	6	8.1	3.3	9.8	3.3	9.1	ns	
t _{PLH}	SAB or SBA [†]	A = = D	3.9	7.7	10.2	3.9	13.3	3.9	12		
^t PHL	(with A or B low)	A or B	4.7	8.3	10.8	4.7	13.7	4.7	12.9	ns	
^t PZH	<u>o</u>	A or D	4	7.9	10.7	4	14	4	13.2	20	
tPZL	OE	A or B	4.6	8.8	11.8	4.6	15.4	4.6	14.4	ns	
^t PHZ	ŌĒ	A == D	4	7.2	9.4	4	12	4	10.9		
tPLZ	OE	A or B	3.4	7	9.3	3.4	11.6	3.4	10.5	ns	
t _{PZH}	DID	A on D	2.8	7.8	10.7	2.8	14	2.8	13.1		
tPZL	DIR	A or B	3.8	8.9	11.9	3.8	15.6	3.8	14.6	ns	
t _{PHZ}	DIR	A or B	3.8	8.4	10.7	3.8	13.2	3.8	12.6	ns	
tPLZ	אוע	AUID	3.2	7.3	9.9	3.2	12.6	3.2	11.8	115	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (see Note D)

1.5 V

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

Vон

n v

0.3 V

NOTES: A. C_I includes probe and jig capacitance.

tPHL-

Out-of-Phase

(see Note D)

Output

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $t_r = t_f \leq$ 2.5 ns, duty cycle = 50%.

Waveform 2

(see Notes C and D)

- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- The outputs are measured one at a time, with one transition per measurement.

Vон

VOL

1.5 V

- When measuring propagation delay times of 3-state outputs, switch S1 is open.
- F. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM



v.ti.com 9-Oct-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9155501M3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
5962-9155501MKA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type
5962-9155501MLA	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SN74BCT646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74BCT646NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74BCT646NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54BCT646FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54BCT646JT	ACTIVE	CDIP	JT	24	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54BCT646W	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM


9-Oct-2007

n no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by To Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74BCT646DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74BCT646DWR	SOIC	DW	24	2000	346.0	346.0	41.0	

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

W (R-GDFP-F24)

CERAMIC DUAL FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
 - E. Index point is provided on cap for terminal identification only.



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



JT (R-GDIP-T**)

24 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated