- Member of the Texas Instruments Widebus™ Family
- DOCTM Circuitry Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Control Inputs V_{IH}/V_{IL} Levels are Referenced to V_{CCA} Voltage
- If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

description/ordering information

- I_{off} Supports Partial-Power-Down Mode Operation
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.4-V to 3.6-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

This 16-bit (dual-octal) noninverting bus transceiver uses two separate configurable power-supply rails. The A-port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.4 V to 3.6 V. The B-port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.4 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCA164245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the outputs so the buses are effectively isolated.

The SN74AVCA164245 is designed so that the control pins (1DIR, 2DIR, $1\overline{OE}$, and $2\overline{OE}$) are supplied by V_{CCA}.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CCA} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. If either V_{CC} input is at GND, then both ports are in the high-impedance state.

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AVCA164245GR	AVCA164245
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AVCA164245VR	WA4245
	VFBGA – GQL	Tape and reel	SN74AVCA164245KR	WA4245

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


DOC and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



terminal assignments

DGG (OR DGV	-	KAGE
	(TOP V	IEW)	
1DIR		48	1 <mark>0</mark> E
1B1 🛛	2	47	1A1
1B2	3	46	1A2
GND [4	45	GND
1B3 🛛	5	44	1A3
1B4 🛛	6	43	1A4
V _{CCB}	7	42	VCCA
1B5 🛛	8		1A5
1B6 🛛	9	40	1A6
GND 🛛	10	39	GND
1B7 🛛	11	38	1A7
1B8 🛛	12	37	1A8
2B1 🛛	13	36	2A1
2B2 🛛	14		2A2
GND 🛛	15	34	GND
2B3 🛛	16	33	2A3
2B4 🛛	17	32	
V _{CCB}	18	31	V _{CCA}
2B5 🛛	19	30	2A5
2B6	20	29	
GND	21		GND
2B7 🛛	22		2A7
2B8 🛛	23	26	2A8
2DIR [24	25	2 <mark>0E</mark>



terminal assignments


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1 <mark>0E</mark>
в	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCCB	VCCA	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	VCCB	VCCA	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
κ	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>


NC - No internal connection



_	FUNCTION TABLE (each 8-bit section)								
	OE	DIR	OPERATION						
	L	L	B data to A bus						
	L	Н	A data to B bus						
	н	Х	Isolation						

logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

Pin numbers shown are for the DGG and DGV packages.



SCES395 – JULY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CCA} and V _{CCB}	V V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1): (A port)	
(B port)	V
Voltage range applied to any output in the high or low state, V _O	
(see Notes 1 and 2): (A port)	V
(B port)	V
Input clamp current, I _{IK} (V _I < 0)–50 mA	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO ±50 mA	
Continuous current through V _{CCA} , V _{CCB} , or GND	4
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	
GQL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES395 - JULY 2002

recommended operating conditions (see Notes 4 through 6)

			VCCI	Vcco	MIN	MAX	UNI
VCCA	Supply voltage				1.4	3.6	V
Vссв	Supply voltage				1.4	3.6	V
			1.4 V to 1.95 V		V _{CCI} × 0.65	VCCI	
VIH	High-level input voltage	Data inputs	1.95 V to 2.7 V		1.7	VCCI	V
	voltage		2.7 V to 3.6 V		2	VCCI	
			1.4 V to 1.95 V		0	$V_{CCI} imes 0.35$	
VIL	Low-level input voltage	Data inputs	1.95 V to 2.7 V		0	0.7	V
	Voltago		2.7 V to 3.6 V		0	0.8	
			1.4 V to 1.95 V		$V_{CCA} \times 0.65$	VCCA	
VIH	High-level input voltage	Control inputs (Referenced to V _{CCA})	1.95 V to 2.7 V		1.7	VCCA	V
	voltage		2.7 V to 3.6 V		2	V _{CCA}	
			1.4 V to 1.95 V		0	$V_{CCA} \times 0.35$	
V_{IL}	Low-level input voltage	Control inputs (Referenced to V _{CCA})	1.95 V to 2.7 V		0	0.7	V
	Voltago		2.7 V to 3.6 V		0	0.8	
٧O	Output voltage				0	Vcco	V
				1.4 V to 1.6 V		-2	
lau	High lovel output ourre	.nt		1.65 V to 1.95 V		-4	mA
ЮН	High-level output curre			2.3 V to 2.7 V		-8	117-
				3 V to 3.6 V		-12	
				1.4 V to 1.6 V		2	
101	Low-level output curre	^		1.65 V to 1.95 V		4	mA
IOL		nt		2.3 V to 2.7 V		8	1117-
				3 V to 3.6 V		12	
$\Delta t/\Delta v$	Input transition rise or	fall rate				5	ns/
TA	Operating free-air tem	perature			-40	85	°C

NOTES: 4. V_CCI is the V_CC associated with the data input port.

 V_{CCO} is the V_{CC} associated with the output port.
All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES395 - JULY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Notes 7 and 8)

PA	RAMETER	TEST CON	DITIONS	VCCA	V _{CCB}	MIN TY	P [†] MAX	UNIT
		I _{OH} = -100 μA	$V_{I} = V_{IH}$	1.4 V to 3.6 V	1.4 V to 3.6 V	V _{CCO} -0.2	V	
		I _{OH} = -2 mA	$V_{I} = V_{IH}$	1.4 V	1.4 V	1.05		
VOH		I _{OH} = -4 mA	$V_{I} = V_{IH}$	1.65 V	1.65 V	1.2		V
		I _{OH} = -8 mA	$V_{I} = V_{IH}$	2.3 V	2.3 V	1.75		
		I _{OH} = -12 mA	$V_{I} = V_{IH}$	3 V	3 V	2.3		
		l _{OH} = 100 μA	$V_{I} = V_{IL}$	1.4 V to 3.6 V	1.4 V to 3.6 V		0.2	
		I _{OH} = 2 mA	$V_{I} = V_{IL}$	1.4 V	1.4 V		0.35	
VOL		I _{OH} = 4 mA	$V_{I} = V_{IL}$	1.65 V	1.65 V		0.45	V
		I _{OH} = 8 mA	$V_{I} = V_{IL}$	2.3 V	2.3 V		0.55	
		I _{OH} = 12 mA	$V_{I} = V_{IL}$	3 V	3 V		0.7	
Ц	Control inputs	$V_I = V_{CCA}$ or GND		1.4 V to 3.6 V	3.6 V		±2.5	μA
1 "	A port	$V_{\rm I}$ or $V_{\rm O} = 0$ to 3.6 V		0 V	0 to 3.6 V		±10	μA
loff	B port			0 to 3.6 V	0 V		±10	μA
	A or B ports		OE = V _{IH}	3.6 V	3.6 V		±12.5	
loz‡	B port	$V_{O} = V_{CCO} \text{ or GND},$ $V_{I} = V_{IH} \text{ or } V_{IL}$		0 V	3.6 V		±12.5	μA
	A port		OE = don't care	3.6 V	0 V		±12.5	1
			•	1.6 V	1.6 V		20	
				1.95 V	1.95 V		20	
				2.7 V	2.7 V		30	
ICCA		$V_{I} = V_{CCI} \text{ or } GND,$	IO = 0	0 V	3.6 V		-40	μA
				3.6 V	0 V		40	
				3.6 V	3.6 V		40	
				1.6 V	1.6 V		20	
				1.95 V	1.95 V		20	
1000		$V_{I} = V_{CCI}$ or GND,		2.7 V	2.7 V		30	
ICCB		$v_{I} = v_{CCI} \text{ or GND},$	O = 0	0 V	3.6 V		40	μA
				3.6 V	0 V		-40	
				3.6 V	3.6 V		40	
Ci	Control inputs	V _I = 3.3 V or GND		3.3 V	3.3 V		4	pF
Cio	A or B ports	$V_{O} = 3.3 \text{ V or GND}$		3.3 V	3.3 V		5	pF

[†] All typical values are at $T_A = 25^{\circ}C$.

For I/O ports, the parameter I_{OZ} includes the input leakage current. NOTES: 7. V_{CCO} is the V_{CC} associated with the output port. 8. V_{CCI} is the V_{CC} associated with the input port.



SCES395 - JULY 2002

switching characteristics over recommended operating free-air temperature range, $V_{CCA} = 1.5 V \pm 0.1 V$ (see Figure 2)

PARAMETER	FROM TO METER (INPUT) (OUTPUT)		V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
÷ .	A	В	1.7	6.7	1.9	6.3	1.8	5.5	1.7	5.8	ns
^t pd	В	А	1.8	6.8	2.2	7.4	2.1	7.6	2.1	7.3	115
	OE	А	2.6	8.4	2.7	8.2	2.3	6.3	2.1	5.6	20
ten	OE	В	2.7	8.6	3.2	10.2	3.2	10.8	3.2	10.7	ns
.	ŌE	A	2.1	7	2.5	7	1.7	5.3	2	6.1	
^t dis	OE	В	2.1	7.1	2.5	7.1	2.1	6.5	2.1	6.4	ns

switching characteristics over recommended operating free-air temperature range, $V_{CCA} = 1.8 V \pm 0.15 V$ (see Figure 2)

PARAMETER	FROM TO (INPUT) (OUTPUT)			V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		= 2.5 V 2 V	$\begin{array}{c} \text{V}_{\text{CCB}} = 3.3 \text{ V} \\ \pm \text{ 0.3 V} \end{array}$		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+ .	A	В	1.7	6.4	1.8	6	1.7	4.7	1.6	4.3	ns
^t pd	В	A	1.4	5.5	1.8	6	1.8	5.8	1.8	5.5	115
	OE	А	2.5	8	2.7	7.8	2.2	5.8	2	5.1	
ten	OE	В	1.8	6.7	2.7	7.8	2.7	8.1	2.7	8.1	ns
.	OE	A	2.1	6.4	2.5	6.4	1.5	4.5	1.8	5	
tdis	OE	В	2.1	6.6	2.5	6.4	2	5.5	2	5.5	ns

switching characteristics over recommended operating free-air temperature range, $V_{CCA} = 2.5 V \pm 0.2 V$ (see Figure 2)

PARAMETER	FROM TO (INPUT) (OUTPUT)			V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		= 2.5 V 2 V	V _{CCB} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
+ .	A	В	1.6	6	1.8	5.6	1.5	4	1.4	3.4	ns
^t pd	В	A	1.3	4.6	1.7	4.4	1.5	4	1.4	3.7	115
•	OE	А	2.6	7.4	2.7	7.2	2.2	5.3	2	4.5	20
ten	OE	В	1.2	4.1	2.2	5.1	2.2	5.3	2.2	5.3	ns
+	OE	А	2	5.7	2.3	5.7	1.4	3.7	1.6	4	
tdis	OE	В	0.9	4.5	1.7	4.5	1.4	3.7	1.4	3.7	ns



SCES395 - JULY 2002

switching characteristics over recommended operating free-air temperature range,

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		$\begin{array}{c} \text{V}_{\text{CCB}} = 2.5 \text{ V} \\ \pm 0.2 \text{ V} \end{array}$		V _{CCB} = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
.	А	В	1.5	5.9	1.7	5.4	1.5	3.7	1.4	3.1	20
^t pd	В	A	1.3	4.5	1.6	3.8	1.5	3.3	1.4	3.1	ns
	OE	А	2.5	7	2.6	6.9	2.1	5	1.9	4.1	20
^t en	OE	В	0.8	2.6	1.9	4	2	4.1	1.9	4.1	ns
*	OE	A	1.2	5.4	2.2	5.2	1.2	3.3	1.5	3.6	
^t dis	OE	В	1.2	5.4	1.7	4.4	1.5	3.6	1.5	3.6	ns

 $V_{CCA} = 3.3 V \pm 0.3 V$ (see Figure 2)

operating characteristics, V_{CCA} and V_{CCB} = 3.3 V, T_A = 25°C

	PARAMETER		TEST C	ONDITIONS	TYP	UNIT
	Power dissipation capacitance per transceiver,	Outputs enabled			14	
C	A port input, B port output	Outputs disabled	$C_1 = 0,$	f = 10 MHz	7	рF
C _{pdA}	Power dissipation capacitance per transceiver,	Outputs enabled	$C_{L} = 0,$		20	pΓ
	B port input, A port output	Outputs disabled	1		7	
	Power dissipation capacitance per transceiver,	Outputs enabled			14	
	A port input, B port output	Outputs disabled		6 40 MUL	7	- 5
C _{pdB}	Power dissipation capacitance per transceiver,	Outputs enabled	$C_{L} = 0,$	f = 10 MHz	20	pF
	B port input, A port output	Outputs disabled			7	

output description

The DOC™ circuitry is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OI} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.





Figure 1. Output Voltage vs Output Current



SCES395 - JULY 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , dv/dt \geq 1 V/ns, dv/dt ≥1 V/ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated