SCES322A - FEBRUARY 2000 - REVISED APRIL 2000

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus+™ Design for 2.5-V and 3.3-V Operation and Low Static-Power Dissipation
- **Support Mixed-Mode Signal Operation (5-V** Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V<sub>CC</sub>)
- Ioff and Power-Up 3-State Support Hot Insertion
- Use Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to **Prevent the Bus From Floating**

NOTE: For tape and reel order entry:

The GKER package is abbreviated to KR.

- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V<sub>CC</sub> and GND Pins Minimize **High-Speed Switching Noise**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Packaged in Plastic Fine-Pitch Ball Grid **Array Package**

#### description

The 'ALVTH32373 devices are 32-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V  $V_{
m CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

When  $V_{CC}$  is between 0 and 1.2 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{\sf OE}$  should be tied to  $V_{\sf CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



SCES322A - FEBRUARY 2000 - REVISED APRIL 2000

#### description (continued)


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH32373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH32373 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit latch)

	INPUTS					
OE	LE	D	Q			
L	Н	Н	Н			
L	Н	L	L			
L	L	Χ	Q <sub>0</sub>			
Н	Χ	Χ	Z			

#### GKE PACKAGE (TOP VIEW)





### terminal assignments

	1	2	3	4	5	6
Α	1Q2	1Q1	1OE	1LE	1D1	1D2
В	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	1V <sub>CC</sub>	1V <sub>CC</sub>	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
Ε	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	1V <sub>CC</sub>	1V <sub>CC</sub>	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
Н	2Q7	2Q8	20E	2LE	2D8	2D7
J	3Q2	3Q1	3OE	3LE	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	2V <sub>CC</sub>	2V <sub>CC</sub>	3D5	3D6
M	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
Р	4Q4	4Q3	2V <sub>CC</sub>	2V <sub>CC</sub>	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
Т	4Q7	4Q8	40E	4LE	4D8	4D7





#### logic diagram (positive logic)





NOTE A:  $1V_{\mbox{CC}}$  is associated with these channels.





NOTE B: 2V<sub>CC</sub> is associated with these channels.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	. −0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH32373	96 mA
SN74ALVTH32373	128 mA
Output current in the high state, I <sub>O</sub> : SN54ALVTH32373	–48 mA
SN74ALVTH32373	–64 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	40°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

SCES322A - FEBRUARY 2000 - REVISED APRIL 2000

### recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH3	2373	SN74	ALVTH3	2373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	2.3		2.7	2.3		2.7	V	
VIH	High-level input voltage		1.7			1.7			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.7	V	
VI	Input voltage	0	VCC	5.5	0	VCC	5.5	V	
IOH	High-level output current			Q	-6			-8	mA
la	Low-level output current			(0)	6			8	mA
lOL	Low-level output current; current duty cycle ≤ 5	50%; f ≥ 1 kHz	4	$\tilde{Q}$	18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Q.		10			10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200			200			μs/V	
TA	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### recommended operating conditions, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH3	2373	SN74	ALVTH3	2373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V	
VI	Input voltage	0	VCC	5.5	0	VCC	5.5	V	
IOH	High-level output current			Q	-24			-32	mA
la.	Low-level output current			(0)	24			32	mA
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	4	Q,	48			64	IIIA
Δt/Δν	Input transition rise or fall rate	Q.		10			10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200			200			μs/V	
TA	Operating free-air temperature	_	-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

D.4	DAMETED	TEST COL	UDITIONS	SN54A	LVTH323	373	SN74A	LVTH323	373	UNIT
PA	RAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
٧ıK		$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Voн		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			
Vон		V <sub>CC</sub> = 2.3 V	$I_{OH} = -6 \text{ mA}$	1.8						V
		VCC = 2.3 V	I <sub>OH</sub> = -8 mA				1.8			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OL} = 100  \mu A$			0.2			0.2	
			$I_{OL} = 6 \text{ mA}$			0.4				
V <sub>OL</sub> Control inputs		V <sub>CC</sub> = 2.3 V	IOL = 8 mA						0.4	V
		VCC = 2.5 V	I <sub>OL</sub> = 18 mA			0.5				
			$I_{OL} = 24 \text{ mA}$						0.5	
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
lį			V <sub>I</sub> = 5.5 V		Š	10			10	μΑ
	Data inputs	$V_{CC} = 2.7 \text{ V}$	$V_I = V_{CC}$		,S	1			1	
			V <sub>I</sub> = 0		Q <sup>z</sup>	-5			<b>-</b> 5	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$		5				±100	μΑ
I <sub>BHL</sub> ‡		$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 0.7 V	./0	115*			115		μΑ
I <sub>BHH</sub> §	3	$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V	0%	-10*			-10		μΑ
IBHLC		$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300*			300			μΑ
Івнно	O <sup>#</sup>	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300*			-300			μΑ
IEX		$V_{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ
IOZ(P	U/PD) <sup>☆</sup>	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ
lozh		V <sub>CC</sub> = 2.7 V	$V_O = 2.3 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ
lozL		V <sub>CC</sub> = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			<b>-</b> 5			<b>-</b> 5	μΑ
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1	
Icc		$I_{O} = 0$ ,	Outputs low		2.3	4.5		2.3	4.5	mA
		LV V ····OND $\vdash$	Outputs disabled		0.04	0.1		0.04	0.1	
Ci	$V_{CC} = 2.5 \text{ V}, \qquad V_{I} = 2.5 \text{ V or } 0$ 3.5 3.5			pF						
Со		V <sub>CC</sub> = 2.5 V,	V <sub>O</sub> = 2.5 V or 0		6			6		pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup>An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

 $<sup>\</sup>parallel$  Current into an output in the high state when  $V_O > V_{CC}$ 

<sup>\*</sup>High-impedance state during power up or power down

SCES322A - FEBRUARY 2000 - REVISED APRIL 2000

## electrical characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

<sub>D4</sub>	DAMETER	TEST O	ONDITIONS	SN54A	LVTH323	373	SN74A	LVTH323	373	UNIT
L PA	RAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Voн		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			
Vон		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						V
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2			0.2	
			I <sub>OL</sub> = 16 mA						0.4	
VOL			I <sub>OL</sub> = 24 mA			0.5				V
\ vol		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA						0.5	V
			I <sub>OL</sub> = 48 mA			0.55				
			I <sub>OL</sub> = 64 mA						0.55	
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10	
Ц			V <sub>I</sub> = 5.5 V		3	10			10	μΑ
	Data inputs	V <sub>CC</sub> = 3.6 V	VI = VCC		1/2	1			1	
			V <sub>I</sub> = 0		Q.	-5			<b>–</b> 5	
loff			$V_I$ or $V_O = 0$ to 4.5 $V$		5				±100	μΑ
I <sub>BHL</sub> ‡		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 0.8 V	75*			75			μΑ
IBHH§		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75*			-75			μΑ
IBHLO		$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	500*			500			μΑ
Івнно	) <sup>#</sup>	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	-500*			-500			μΑ
IEX		V <sub>CC</sub> = 3 V,	V <sub>O</sub> = 5.5 V			125			125	μΑ
I <sub>OZ(Pl</sub>	U/PD) <sup>☆</sup>	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0}.$ $V_{I} = \text{GND or } V_{CC}, \overline{O}$	5 V to V <sub>CC</sub> , E = don't care			±100			±100	μА
lozh		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 3 V, V <sub>I</sub> = 0.8 V or 2 V			5			5	μΑ
lozL		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0.5 V, V <sub>I</sub> = 0.8 V or 2 V			<b>-</b> 5			-5	μΑ
		V <sub>CC</sub> = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
ICC		$I_{O} = 0$ ,	Outputs low		3.2	5		3.2	5	mA
		V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs disabled		0.07	0.1		0.07	0.1	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, C}$ Other inputs at $V_{CC}$	One input at V <sub>CC</sub> – 0.6 V, or GND			0.4			0.4	mA
Ci		V <sub>CC</sub> = 3.3 V,	V <sub>I</sub> = 3.3 V or 0		3.5			3.5		pF
Со		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		6			6		pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>☐</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup>The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup>An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

 $<sup>\</sup>parallel$  Current into an output in the high state when  $\vee_{O} > \vee_{CC}$ 

<sup>\*</sup>High-impedance state during power up or power down

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH32373		SN74ALVT	UNIT	
		MIN	MAX	MIN	MAX	UNIT	
t <sub>W</sub>	Pulse duration, LE high	1.5		1.5		ns	
	Cation time and the hoters   E	Data high	1.1	o',	1		no
tsu	Setup time, data before LE↓	Data low	1.6		1.5		ns
tı.	Hold time, data after LE↓	Data high	6,0%		0.9		ns
t <sub>h</sub>	Hold time, data after LE↓	Data low	1.6		1.5		115

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVT	H32373	SN74ALVT	H32373	UNIT
			MIN	MAX	MIN	MAX	UNII
t <sub>W</sub>	Pulse duration, LE high		1.5		1.5		ns
Ţ.	Cation time and to be form 1.5	Data high	1.5	O'	1.4		20
t <sub>su</sub>	Setup time, data before LE↓	Data low	40		0.9		ns
tı.	Hold time, data after LE↓	Data high	6,000		0.9		ns
th	Holu tille, data alter LL↓	Data low	1.5		1.4		113

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)


00	•	, ,				
DADAMETED	FROM	то	SN54ALVTH32373	SN74ALVTH	132373	LINUT
PARAMETER	PARAMETER (INPUT) (OUTPUT)		MIN MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	D	Q	1 3.4	1	3.3	ne
t <sub>PHL</sub>	D	ά	1 4.3	1	4.2	ns
<sup>t</sup> PLH	LE	Q	1.4 3.9	1.5	3.8	ns
<sup>t</sup> PHL	LL	ď	1.4 4.6	1.5	4.5	115
<sup>t</sup> PZH	ŌĒ	Q	1.7 4.4	1.8	4.3	ns
<sup>t</sup> PZL	OE .	ď	1.4 4.1	1.5	4	115
<sup>t</sup> PHZ	ŌĒ	Q	1.4 4.7	1.5	4.6	ns
t <sub>PLZ</sub>	]		1 3.7	1	3.6	113

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH	32373	SN74ALVT	H32373	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	ONLI	
tPLH	D	Q	1	3.2	1	3.1	ns	
t <sub>PHL</sub>	Ь	ά	1	3.4	1	3.3	115	
tpLH	LE	Q	1 🕏	3.4	1	3.3	ns	
t <sub>PHL</sub>	LL	3	1 0	3.6	1	3.5	115	
<sup>t</sup> PZH	ŌĒ	Q	1.3	4.1	1.4	4	ns	
t <sub>PZL</sub>	OE .	ά	70	3.5	1	3.4	115	
<sup>t</sup> PHZ	ŌĒ	Q	2-1.4	5	1.5	4.9	ns	
t <sub>PLZ</sub>	OE .	γ	1.4	4.6	1.5	4.5	115	



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \,\Omega$ ,  $t_f \leq 2.5 \,\text{ns}$ ,  $t_f \leq 2.5 \,\text{ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



### **PACKAGE OPTION ADDENDUM**

27-Dec-2019

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVTH32373ZKER	NRND	LFBGA	ZKE	96	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	VL373	
SN74ALVTH32373KR	NRND	LFBGA	GKE	96	1000	TBD	SNPB	Level-2-235C-1 YEAR	-40 to 85	VL373	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

### TAPE AND REEL INFORMATION





A0	
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	74ALVTH32373ZKER	LFBGA	ZKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1
I	SN74ALVTH32373KR	LFBGA	GKE	96	1000	330.0	24.4	5.7	13.7	2.0	8.0	24.0	Q1

www.ti.com 29-Sep-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ALVTH32373ZKER	LFBGA	ZKE	96	1000	336.6	336.6	41.3
SN74ALVTH32373KR	LFBGA	GKE	96	1000	336.6	336.6	41.3

### GKE (R-PBGA-N96)

### PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



### ZKE (R-PBGA-N96)

### PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated