### SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES038F-JULY 1995-REVISED APRIL 2005

#### **FEATURES**

- Member of the Texas Instruments Widebus™
  Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### DESCRIPTION

This 18-bit bus-interface flip-flop is designed for 1.65-V to 3.6-V  $V_{\rm CC}$  operation.

The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CLKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q outputs to go low independently of the clock.

### DGG OR DL PACKAGE (TOP VIEW)

| 1CLR              | 1  | $\cup$ | 56 | 1CLK             |
|-------------------|----|--------|----|------------------|
| 1 <del>OE</del>   | 2  |        | 55 | 1CLKEN           |
| 1Q1 [             | 3  |        | 54 | 1D1              |
| GND [             | 4  |        | 53 | GND              |
| 1Q2 [             | 5  |        | 52 | ] 1D2            |
| 1Q3 [             | 6  |        | 51 | 1D3              |
| V <sub>CC</sub> [ | 7  |        | 50 | ]v <sub>cc</sub> |
| 1Q4 [             | 8  |        | 49 | ]1D4             |
| 1Q5 [             | 9  |        | 48 | ] 1D5            |
| 1Q6 [             |    |        | 47 | ] 1D6            |
| GND [             | 11 |        | 46 | GND              |
| 1Q7 [             | 12 |        | 45 | ] 1D7            |
| 1Q8 [             | 13 |        | 44 | ] 1D8            |
| 1Q9 [             | 14 |        | 43 | 1D9              |
| 2Q1 [             | 15 |        | 42 | ]2D1             |
| 2Q2 [             | 16 |        | 41 | ]2D2             |
| 2Q3 [             | 17 |        | 40 | 2D3              |
| GND [             | 18 |        | 39 | GND              |
| 2Q4 [             | 19 |        | 38 | ]2D4             |
| 2Q5 [             | 20 |        | 37 | ]2D5             |
| 2Q6 [             | 21 |        | 36 | ]2D6             |
| v <sub>cc</sub> [ | 22 |        | 35 | ]v <sub>cc</sub> |
| 2Q7 [             | 23 |        | 34 | ]2D7             |
| 2Q8 [             | 24 |        | 33 | ]2D8             |
| GND [             | 25 |        | 32 | GND              |
| 2Q9 [             | 26 |        | 31 | 2D9              |
| 2 <del>0E</del> [ | 27 |        | 30 | 2CLKEN           |
| 2CLR              | 28 |        | 29 | 2CLK             |
|                   |    |        |    |                  |

A buffered output-enable  $(\overline{OE})$  input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable  $(\overline{OE})$  input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16823 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus, EPIC are trademarks of Texas Instruments.



## FUNCTION TABLE (each 9-bit flip-flop)

|    | OUTPUT |       |            |   |       |
|----|--------|-------|------------|---|-------|
| ŌĒ | CLR    | CLKEN | Q          |   |       |
| L  | L      | Χ     | Χ          | Χ | L     |
| L  | Н      | L     | $\uparrow$ | Н | Н     |
| L  | Н      | L     | $\uparrow$ | L | L     |
| L  | Н      | L     | L          | Χ | $Q_0$ |
| L  | Н      | Н     | Χ          | Χ | $Q_0$ |
| Н  | Χ      | Χ     | Χ          | Χ | Z     |


### LOGIC SYMBOL<sup>(1)</sup>




(1) This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## LOGIC DIAGRAM (POSITIVE LOGIC)



To Eight Other Channels



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

|                  |   |                      | MIN  | MAX                   | UNIT  |  |
|------------------|---|----------------------|------|-----------------------|-------|--|
| $V_{CC}$         | Supply voltage range                              | Supply voltage range |      |                       |       |  |
| VI               | Input voltage range <sup>(2)</sup>                |                      | -0.5 | 4.6                   | V     |  |
| Vo               | Output voltage range <sup>(2)(3)</sup>            |                      | -0.5 | V <sub>CC</sub> + 0.5 | V     |  |
| I <sub>IK</sub>  | Input clamp current                               | V <sub>I</sub> < 0   |      | -50                   | mA    |  |
| I <sub>OK</sub>  | Output clamp current                              | V <sub>O</sub> < 0   |      | -50                   | mA    |  |
| Io               | Continuous output current                         |                      |      | ±50                   | mA    |  |
|                  | Continuous current through V <sub>CC</sub> or GND |                      |      | ±100                  | mA    |  |
| 0                | Package thermal impedance (4)                     | DGG package          |      | 81                    | °C/W  |  |
| $\theta_{JA}$    | гаска <u>у</u> е шетпагтірецапсе (4)              | DL package           |      | 74                    | C/ VV |  |
| T <sub>stg</sub> | Storage temperature range                         |                      | -65  | 150                   | °C    |  |

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51.

### SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS





## Recommended Operating Conditions<sup>(1)</sup>

|                 |                                    |  | MIN                    | MAX                    | UNIT |
|-----------------|------------------------------------|--|------------------------|------------------------|------|
| V <sub>CC</sub> | Supply voltage                     |  | 1.65                   | 3.6                    | V    |
|                 |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         | 0.65 × V <sub>CC</sub> |                        |      |
| $V_{IH}$        | High-level input voltage           | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 1.7                    |                        | V    |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V           | 2                      |                        |      |
|                 |                                    | V <sub>CC</sub> = 1.65 V to 1.95 V         |                        | 0.35 × V <sub>CC</sub> |      |
| $V_{IL}$        | Low-level input voltage            | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ |                        | 0.7                    | V    |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V           |                        | 0.8                    |      |
| V <sub>I</sub>  | Input voltage                      |  | 0                      | V <sub>CC</sub>        | V    |
| Vo              | Output voltage                     |  | 0                      | V <sub>CC</sub>        | V    |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   |                        | -4                     |      |
|                 | High-level output current          | V <sub>CC</sub> = 2.3 V                    | -12                    |                        | mA   |
| I <sub>OH</sub> |                                    | V <sub>CC</sub> = 2.7 V                    |                        | -12                    |      |
|                 |                                    | V <sub>CC</sub> = 3 V                      |                        |                        |      |
|                 |                                    | V <sub>CC</sub> = 1.65 V                   | 4                      |                        |      |
|                 | Low lovel output ourrent           | V <sub>CC</sub> = 2.3 V                    |                        | 12                     |      |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 2.7 V                    | 12                     |                        | mA   |
|                 |                                    | V <sub>CC</sub> = 3 V                      |                        | 24                     |      |
| Δt/Δν           | Input transition rise or fall rate |  |                        | 10                     | ns/V |
| T <sub>A</sub>  | Operating free-air temperature     |  | -40                    | 85                     | °C   |

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES038F-JULY 1995-REVISED APRIL 2005

### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

| F                    | PARAMETER      | TEST CONDITIONS   | V <sub>cc</sub> | MIN TYP(1)            | MAX  | UNIT |
|----------------------|----------------|---|-----------------|-----------------------|------|------|
|                      |                | I <sub>OH</sub> = -100 μA   | 1.65 V to 3.6 V | V <sub>CC</sub> – 0.2 |      |      |
|                      |                | $I_{OH} = -4 \text{ mA}$  | 1.65 V          | 1.2                   |      |      |
|                      |                | $I_{OH} = -6 \text{ mA}$  | 2.3 V           | 2                     |      |      |
| $V_{OH}$             |                |   | 2.3 V           | 1.7                   |      | V    |
|                      |                | $I_{OH} = -12 \text{ mA}$   | 2.7 V           | 2.2                   |      |      |
|                      |                |   | 3 V             | 2.4                   |      |      |
|                      |                | $I_{OH} = -24 \text{ mA}$   | 3 V             | 2                     |      |      |
|                      |                | I <sub>OL</sub> = 100 μA  | 1.65 V to 3.6 V |                       | 0.2  |      |
|                      |                | I <sub>OL</sub> = 4 mA  | 1.65 V          |                       | 0.45 |      |
| .,                   |                | I <sub>OL</sub> = 6 mA  | 2.3 V           |                       | 0.4  | V    |
| V <sub>OL</sub>      |                |   | 2.3 V           |                       | 0.7  |      |
|                      |                | $I_{OL} = 12 \text{ mA}$  | 2.7 V           |                       | 0.4  |      |
|                      |                | I <sub>OL</sub> = 24 mA   | 3 V             |                       | 0.55 |      |
| I                    |                | $V_I = V_{CC}$ or GND   | 3.6 V           |                       | ±5   | μΑ   |
|                      |                | V <sub>I</sub> = 0.58 V   | 1.65 V          | 25                    |      |      |
|                      |                | V <sub>I</sub> = 1.07 V   | 1.65 V          | -25                   |      | μΑ   |
|                      |                | V <sub>I</sub> = 0.7 V  | 2.3 V           | 45                    |      |      |
| I <sub>I(hold)</sub> |                | V <sub>I</sub> = 1.7 V  | 2.3 V           | <b>-45</b>            |      |      |
| ,                    |                | V <sub>I</sub> = 0.8 V  | 3 V             | 75                    |      |      |
|                      |                | V <sub>I</sub> = 2 V  | 3 V             | <b>-</b> 75           |      |      |
|                      |                | $V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$                               | 3.6 V           |                       | ±500 |      |
| I <sub>OZ</sub>      |                | $V_O = V_{CC}$ or GND   | 3.6 V           |                       | ±10  | μΑ   |
| I <sub>CC</sub>      |                | $V_I = V_{CC}$ or GND, $I_O = 0$  | 3.6 V           |                       | 40   | μΑ   |
| $\Delta I_{CC}$      |                | One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND | 3 V to 3.6 V    |                       | 750  | μΑ   |
|                      | Control inputs | V V as CND  | 2.2.1/          | 4.5                   |      |      |
| Ci                   | Data inputs    | $V_{I} = V_{CC}$ or GND   | 3.3 V           | 6.5                   |      | pF   |
| C <sub>o</sub>       | Outputs        | $V_O = V_{CC}$ or GND   | 3.3 V           | 7                     |      | pF   |

All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

### SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES038F-JULY 1995-REVISED APRIL 2005



### **Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

|                    |                 |                       | V <sub>CC</sub> = | 1.8 V | V <sub>CC</sub> = 1<br>± 0.2 | 2.5 V<br>2 V | V <sub>CC</sub> = | 2.7 V | V <sub>CC</sub> = ± 0. | 3.3 V<br>3 V | UNIT |  |
|--------------------|-----------------|-----------------------|-------------------|-------|------------------------------|--------------|-------------------|-------|------------------------|--------------|------|--|
|                    |                 |                       | MIN               | MAX   | MIN                          | MAX          | MIN               | MAX   | MIN                    | MAX          |      |  |
| f <sub>clock</sub> | Clock frequency |                       |                   | (1)   |                              | 150          |                   | 150   |                        | 150          | MHz  |  |
|                    | Pulse duration  | CLR low               | (1)               |       | 3.3                          |              | 3.3               |       | 3.3                    |              | 20   |  |
| t <sub>w</sub>     | Pulse duration  | CLK high or low       | (1)               |       | 3.3                          |              | 3.3               |       | 3.3                    |              | ns   |  |
|                    | Setup time      | CLR inactive          | (1)               |       | 0.7                          |              | 0.7               |       | 0.8                    |              | ns   |  |
|                    |                 | Data low before CLK↑  | (1)               |       | 1.6                          |              | 1.6               |       | 1.3                    |              |      |  |
| t <sub>su</sub>    |                 | Daa high before CLK↑  | (1)               |       | 1.1                          |              | 1.1               |       | 1                      |              |      |  |
|                    |                 | CLKEN low before CLK↑ | (1)               |       | 1.9                          |              | 1.9               |       | 1.5                    |              |      |  |
|                    |                 | Data low after CLK↑   | (1)               |       | 0.5                          |              | 0.5               |       | 0.5                    |              |      |  |
| t <sub>h</sub>     | Hold time       | Data high after CLK↑  | (1)               |       | 0.1                          |              | 0.1               |       | 0.8                    |              | ns   |  |
|                    |                 | CLKEN low after CLK↑  | (1)               |       | 0.3                          |              | 0.3               |       | 0.4                    |              |      |  |

<sup>(1)</sup> This information was not available at the time of publication.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

| PARAMETER        | FROM    | TO (OUTBUT) | _   |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | UNIT |
|------------------|---------|-------------|-----|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
|                  | (INPUT) | (OUTPUT)    | MIN | TYP | MIN                                | MAX | MIN                     | MAX | MIN                                | MAX |      |
| f <sub>max</sub> |         |             | (1) |     | 150                                |     | 150                     |     | 150                                |     | MHz  |
|                  | CLK     | 0           |     | (1) | 1                                  | 5.8 |                         | 5.2 | 1                                  | 4.5 | 20   |
| <sup>L</sup> pd  | CLR     | Q           |     | (1) | 1                                  | 5.4 |                         | 5.2 | 1.2                                | 4.6 | ns   |
| t <sub>en</sub>  | ŌĒ      | Q           |     | (1) | 1                                  | 6   |                         | 5.7 | 1                                  | 4.8 | ns   |
| t <sub>dis</sub> | ŌĒ      | Q           |     | (1) | 1.1                                | 5.4 |                         | 4.7 | 1.3                                | 4.5 | ns   |

<sup>(1)</sup> This information was not available at the time of publication.

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted),  $V_{CC}$  = 3.3 ± 0.3 V,  $C_L$  = 30 pF,  $R_L$  = 500  $\Omega$ 

| PARAMETER                         | FROM    | то       | $V_{CC} = 3.3 \text{ V} \pm$ | UNIT |      |  |
|-----------------------------------|---------|----------|------------------------------|------|------|--|
| PARAMETER                         | (INPUT) | (OUTPUT) | MIN                          | MAX  | ONII |  |
| f <sub>max</sub> <sup>(1)</sup>   |         |          | 250                          |      | MHz  |  |
| +                                 | CLK     | Q        | 1                            | 3.5  | ns   |  |
| <sup>L</sup> pd                   | CLR     | Q        | 1.2                          | 4.1  |      |  |
| t <sub>en</sub>                   | ŌĒ      | Q        | 1                            | 3.8  | ns   |  |
| t <sub>dis</sub>                  | ŌĒ      | Q        | 1.3                          | 4.5  | ns   |  |
| t <sub>sk(o)</sub> <sup>(1)</sup> |         |          | ·                            | 0.5  | ns   |  |

<sup>(1)</sup> Values are characterized but not production tested.





SCES038F-JULY 1995-REVISED APRIL 2005

### **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

|          | PARAMET           | ER               | TEST<br>CONDITIONS                        | V <sub>CC</sub> = 1.8 V<br>TYP | V <sub>CC</sub> = 2.5 V<br>TYP | V <sub>CC</sub> = 3.3 V<br>TYP | UNIT |  |
|----------|-------------------|------------------|---|--------------------------------|--------------------------------|--------------------------------|------|--|
| 0        | Power dissipation | Outputs enabled  | C 50 pF f 40 MHz                          | (1)                            | 27                             | 30                             | nE   |  |
| $C_{pd}$ | capacitance       | Outputs disabled | $C_L = 50 \text{ pF, f} = 10 \text{ MHz}$ | (1)                            | 16                             | 18                             | pF   |  |

<sup>(1)</sup> This information was not available at the time of publication.




## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V}$




- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 1. Load Circuit and Voltage Waveforms





## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_r \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 2. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{cc}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq$  2.5 ns.  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 3. Load Circuit and Voltage Waveforms





.com 18-Jul-2006

#### PACKAGING INFORMATION

| Orderable Device   | Status <sup>(1)</sup> | Package<br>Type | Package<br>Drawing | Pins | Package<br>Qty | e Eco Plan <sup>(2)</sup> | Lead/Ball Finish | MSL Peak Temp <sup>(3)</sup> |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 74ALVCH16823DGGRE4 | ACTIVE                | TSSOP           | DGG                | 56   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| 74ALVCH16823DGVRE4 | ACTIVE                | TVSOP           | DGV                | 56   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| 74ALVCH16823DLRG4  | ACTIVE                | SSOP            | DL                 | 56   | 1000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74ALVCH16823DGGR | ACTIVE                | TSSOP           | DGG                | 56   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74ALVCH16823DGVR | ACTIVE                | TVSOP           | DGV                | 56   | 2000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74ALVCH16823DL   | ACTIVE                | SSOP            | DL                 | 56   | 20             | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |
| SN74ALVCH16823DLR  | ACTIVE                | SSOP            | DL                 | 56   | 1000           | Green (RoHS & no Sb/Br)   | CU NIPDAU        | Level-1-260C-UNLIM           |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



### DL (R-PDSO-G\*\*)

### **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products           |                        | Applications       |                           |
|--------------------|------------------------|--------------------|---------------------------|
| Amplifiers         | amplifier.ti.com       | Audio              | www.ti.com/audio          |
| Data Converters    | dataconverter.ti.com   | Automotive         | www.ti.com/automotive     |
| DSP                | dsp.ti.com             | Broadband          | www.ti.com/broadband      |
| Interface          | interface.ti.com       | Digital Control    | www.ti.com/digitalcontrol |
| Logic              | logic.ti.com           | Military           | www.ti.com/military       |
| Power Mgmt         | power.ti.com           | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers   | microcontroller.ti.com | Security           | www.ti.com/security       |
| Low Power Wireless | www.ti.com/lpw         | Telephony          | www.ti.com/telephony      |
|                    |                        | Video & Imaging    | www.ti.com/video          |
|                    |                        | Wireless           | www.ti.com/wireless       |
|                    |                        |                    |                           |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated