DGG OR DL PACKAGE

SCES021H - JULY 1995 - REVISED MAY 2002

•	Member of the Texas Instruments
	Widebus™ Family

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  2000-V Human-Body Model (A114-A)
  200-V Machine Model (A115-A)

#### description

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. OE can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

(TOP VIEW)						
10E [ 1Q1 [ 1Q2 [ GND [ 1Q3 [ 1Q3 [ 1Q4 [ 1Q5 [ 1Q5 [ 1Q6 [ 1Q7 [ 1Q8 [ 2Q1 [ 2Q2 [ GND [ 2Q3 [ 2Q3 [ 2Q4 [	(TOP V) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32	] 1CLK ] 1D1 ] 1D2 ] GND ] 1D3 ] 1D4 ] VCC ] 1D5 ] 1D6 ] GND ] 1D7 ] 1D8 ] 2D1 ] 2D2 ] GND ] 2D3 ] 2D4			
2Q3 [ 2Q4 [	16	33 32	2D3 2D4			
V <sub>CC</sub> [ 2Q5 [ 2Q6 [ GND [ 2Q7 ]		31 30 29				
2Q8 2OE	23 24	26 25	] 2D8 ] 2CLK			

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SCES021H - JULY 1995 - REVISED MAY 2002



## terminal assignments

	1	2	3	4	5	6		
Α	1OE	NC	NC	NC	NC	1CLK		
в	1Q2	1Q1	GND	GND	1D1	1D2		
С	1Q4	1Q3	VCC	V <sub>CC</sub>	1D3	1D4		
D	1Q6	1Q5	GND	GND	1D5	1D6		
Е	1Q8	1Q7			1D7	1D8		
F	2Q1	2Q2			2D2	2D1		
G	2Q3	2Q4	GND	GND	2D4	2D3		
н	2Q5	2Q6	Vcc	VCC	2D6	2D5		
J	2Q7	2Q8	GND	GND	2D8	2D7		
κ	2 <mark>OE</mark>	NC	NC	NC	NC	2CLK		
	NC No internal connection							

NC - No internal connection

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING			
	SSOP – DL	Tube	SN74ALVCH16374DL	ALVCH16374			
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCH16374DLR	ALVCITI0374			
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74ALVCH16374DGGR	ALVCH16374			
	VFBGA – GQL	Tape and reel	SN74ALVCH16374KR	VH374			

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE (each flip-flop)

	`		
	INPUTS	OUTPUT	
ŌE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	Q <sub>0</sub>
н	Х	Х	Z

## logic diagram (positive logic)



Pin numbers shown are for the DGG and DL packages.



SCES021H - JULY 1995 - REVISED MAY 2002

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

· · · · · · · · · · · · · · · · · · ·	
GQL pack Storage temperature range, T <sub>stg</sub>	-

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	МАХ	UNIT
VCC	Supply voltage		1.65	3.6	V
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
$V_{IH}$	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	1.7		V
		$V_{CC}$ = 2.7 V to 3.6 V	2		
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	V <sub>CC</sub>	V
VO	Output voltage		0	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.65 V		-4	
1		V <sub>CC</sub> = 2.3 V		-12	0
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		12	0
IOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES021H - JULY 1995 - REVISED MAY 2002

PARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
	I <sub>OH</sub> = -100 μA	Vcc 1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	$I_{OH} = -6 \text{ mA}$	2.3 V	2				
VOH		2.3 V	1.7			V	
	$I_{OH} = -12 \text{ mA}$	2.7 V	2.2				
		3 V	2.4				
	I <sub>OH</sub> = -24 mA	3 V	2				
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
	I <sub>OL</sub> = 4 mA	1.65 V			0.45		
	I <sub>OL</sub> = 6 mA	2.3 V			0.4		
VOL		2.3 V			0.7	V	
	I <sub>OL</sub> = 12 mA	2.7 V			0.4		
	I <sub>OL</sub> = 24 mA	3 V			0.55		
lj	$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μA	
	V <sub>I</sub> = 0.58 V	1.65 V	25				
	V <sub>I</sub> = 1.07 V	1.65 V	-25				
	V <sub>1</sub> = 0.7 V	2.3 ∀ 45				1	
ll(hold)	V <sub>1</sub> = 1.7 V	2.3 V	-45		μ		
· · ·	V <sub>1</sub> = 0.8 V	3 V	75				
	V <sub>1</sub> = 2 V	3 V	-75	:			
	$V_{1} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	3.6 V			±10	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	3.6 V			40	μA	
ΔICC	One input at $V_{CC} - 0.6 V$ , Other inputs at $V_{CC}$ or GND	3 V to 3.6 V			750	μA	
Control inpu	its	0.01/		3		_	
C <sub>i</sub> Data inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		6		pF	
C <sub>0</sub> Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		7		pF	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V,  $T_A = 25^{\circ}C$ .

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> =	V <sub>CC</sub> = 1.8 V		/ V <sub>CC</sub> = 2.5 V ± 0.2 V		2.7 V	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		§		150		150		150	MHz
tw	Pulse duration, CLK high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	§		2.1		2.2		1.9		ns
t <sub>h</sub>	Hold time, data after $CLK^\uparrow$	§		0.6		0.5		0.5		ns

§ This information was not available at the time of publication.



SCES021H - JULY 1995 - REVISED MAY 2002

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		CC = 2.5 V ± 0.2 V V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = ± 0.3	UNIT
		(001101)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX		
fmax			†		150		150		150		MHz	
<sup>t</sup> pd	CLK	Q		†	1	5.3		4.9	1	4.2	ns	
t <sub>en</sub>	OE	Q		†	1	6.2		5.9	1	4.8	ns	
<sup>t</sup> dis	OE	Q		†	1	5.3		4.7	1.2	4.3	ns	

<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	†	31	30	ρF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	†	16	18	рг

<sup>†</sup> This information was not available at the time of publication.



SCES021H - JULY 1995 - REVISED MAY 2002

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
<sup>t</sup> pd	Open
tPLZ/tPZL	V <sub>LOAD</sub>
<sup>t</sup> PHZ/tPZH	GND

LOAD	CIRCUIT
------	---------

, v	INPUT		N	V	0	D.	v
Vcc	v	t <sub>r</sub> /t <sub>f</sub>	vм	VLOAD	сL	RL	$v_\Delta$
1.8 V	Vcc	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	Vcc	≤2 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω.

- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as  $t_{en}$ .
- G. tp\_H and tp\_H are the same as  $t_{\text{en}}$ .
- H. All parameters and waveforms are not applicable to all devices.





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated