SDAS157B – JUNE 1982 – REVISED DECEMBER 1994

- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description

The 'ALS165 are parallel-load 8-bit serial shift registers that, when clocked, shift the data toward serial ( $Q_H$  and  $\overline{Q}_H$ ) outputs. Parallel-in access to each stage is provided by eight individual direct data (A–H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The 'ALS165 have a clock-inhibit function and complemented serial outputs.

Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and the clock inhibit (CLK INH) input is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a low-to-high transition of CLK INH also accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. The parallel inputs to the register are enabled while SH/LD is low independently of the levels of the CLK, CLK INH, or serial (SER) inputs.



NC - No internal connection

The SN54ALS165 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ALS165 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE								
	INPUT	S	FUNCTION					
SH/LD	CLK	CLK INH	FUNCTION					
L	Х	Х	Parallel load					
н	Н	Х	No change					
н	Х	Н	No change					
н	L	$\uparrow$	Shift <sup>†</sup>					
н	$\uparrow$	L	Shift <sup>†</sup>					

<sup>†</sup> Shift = content of each internal register shifts toward serial outputs. Data at SER is shifted into first register.

SDAS157B - JUNE 1982 - REVISED DECEMBER 1994

#### logic symbol<sup>†</sup>



 $^\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



logic diagram (positive logic)

Pin numbers shown are for the D, J, and N packages.



SDAS157B – JUNE 1982 – REVISED DECEMBER 1994



#### typical shift, load, and inhibit sequences

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> Input voltage, V <sub>I</sub>	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS165	
SN74ALS165	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SDAS157B - JUNE 1982 - REVISED DECEMBER 1994

#### recommended operating conditions

			SN	SN54ALS165		SN74ALS165			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		35	0		45	MHz
	Pulse duration, CLK (see Figure 1)	CLK high	14			11			ns
<sup>t</sup> w(CLK)		CLK low	14			11			
<sup>t</sup> w(load)	Pulse duration, SH/LD low CLK low		15			12			ns
t <sub>su1</sub>	Setup time, clock enable (see Figure 1)		15			11			ns
t <sub>su2</sub>	Setup time, parallel input (see Figure 1)		11			10			ns
t <sub>su3</sub>	Setup time, serial input (see Figure 2)		11			10			ns
t <sub>su4</sub>	Setup time, shift (see Figure 2)		15			10			ns
t <sub>h</sub>	Hold time at any input		4			4			ns
ТА	Operating free-air temperature		-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS		SN	SN54ALS165			SN74ALS165		
PARAMETER	TEST C	TEST CONDITIONS		TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
VOH	$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V
Vol	VCC = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
VOL	VCC = 4.3 V	I <sub>OL</sub> = 8 mA					0.35	0.5	v
Ц	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
ЧН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20			20	μA
١ <sub>١L</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.1			-0.1	mA
IO‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc	V <sub>CC</sub> = 5.5 V,	See Note 1		12	24		12	24	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates on<u>e</u> half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: With the outputs open, CLK INH and CLK at 4.5 V, and a clock pulse applied to SH/LD, I<sub>CC</sub> is measured first with the parallel inputs at 4.5 V, then with the parallel inputs grounded.



SDAS157B – JUNE 1982 – REVISED DECEMBER 1994

#### switching characteristics (see Figures 1, 2, and 3)

PARAMETER	FROM (INPUT)	то (ОИТРИТ)	VC CL RL TA	UNIT			
			SN54A	LS165	SN74ALS165		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			35		45		MHz
<sup>t</sup> PLH	SH/LD	Any	4	23	4	20	ns
<sup>t</sup> PHL			4	23	4	22	
<sup>t</sup> PLH	CLK	Any	3	14	3	13	ns
<sup>t</sup> PHL			3	15	3	14	115
<sup>t</sup> PLH	н	Q <sub>H</sub>	3	14	3	13	
<sup>t</sup> PHL			3	18	3	16	ns
<sup>t</sup> PLH	н	0	2	17	2	15	
<sup>t</sup> PHL		Q <sub>H</sub>	3	17	3	16	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. The remaining six data inputs and SER are low.

B. Prior to test, high-level data is loaded into the H input.

C. The input pulse generators have the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, t<sub>r</sub> = t<sub>f</sub> = 2 ns.

D.  $V_{ref} = 1.3 V$ 





SDAS157B - JUNE 1982 - REVISED DECEMBER 1994





NOTES: A. The eight data inputs and CLK INH are low. Results are monitored at Q<sub>H</sub> at t<sub>n + 7</sub>.

B. The input pulse generators have the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%, t<sub>f</sub> = t<sub>f</sub> = 2 ns. C. V<sub>ref</sub> = 1.3 V

Figure 2. Voltage Waveforms



NOTE A: CL includes probe and jig capacitance.

Figure 3. Load Circuit for Switching Tests



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated