SGDS008A - MAY 1998 - REVISED FEBRUARY 2002

- **Qualification in Accordance With** AEC-Q100[†]
- **Qualified for Automotive Applications**
- **Customer-Specific Configuration Control** Can Be Supported Along With Major-Change Approval
- Inputs Are TTL-Voltage Compatible
- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

(TOP VIEW) 14 🛮 V_{CC} 1CLR 13 2CLR 1D [1CLK [] 3 12 🛮 2D 1PRE ∏ 4 11 2CLK 1Q [10 2PRE 1Q [9 2Q GND [8∏2Q

D OR PW PACKAGE

description

The SN74AHCT74Q is a dual positive-edge-triggered D-type flip-flop.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

ORDERING INFORMATION

TA	PACK	AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C SOIC - D Tape and reel		SN74AHCT74QDRQ1	AHCT74Q	
-40 C to 125 C	TSSOP – PW	Tape and reel	SN74AHCT74QPWRQ1	HB74Q

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INP	OUTI	PUTS		
PRE	CLR	CLK	D	Q	ρl
L	Н	Х	Х	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н§	н§
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q_0	\overline{Q}_0

[§] This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments.



[†] Contact factory for details. Q100 qualification data available on request.


SGDS008A - MAY 1998 - REVISED FEBRUARY 2002

logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)





SGDS008A – MAY 1998 – REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to / V
Output voltage range, VO (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): D package	
PW package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
VO	Output voltage	0	VCC	V
loh	High-level output current		-8	mA
loL	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall rate		20	ns/V
TA	Operating free-air temperature	-40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX] """	IVIAA	UNIT
VOH	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -8 \text{ mA}$		3.94			3.8		٧
Voi	I _{OL} = 50 μA	4.5 V			0.1		0.1	٧
VOL	$I_{OL} = 8 \text{ mA}$				0.36		0.44	٧
lį	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20	μΑ
Δl _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5	mA
C _i	$V_I = V_{CC}$ or GND	5 V		2	10		·	pF

[‡]This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SGDS008A - MAY 1998 - REVISED FEBRUARY 2002

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

	PARAMETER			25°C	MIN	MAX	UNIT
			MIN	MAX	IVIIIN	WAX	UNII
Ī.	Pulse duration	PRE or CLR low	5		5		no
t _w	ruise duration	CLK	5		5		ns
	Octor than haden OLKA	Data	5		5		
t _{su}	Setup time before CLK↑	PRE or CLR inactive	3.5		3.5		ns
th	Hold time, data after CLK↑		0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				_					
PARAMETER	FROM TO	то	LOAD CAPACITANCE	T _A = 25°C			MIN	MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
4			C _L = 15 pF	100	160		80		MHz
f _{max}			C _L = 50 pF	80	140		65		IVITIZ
^t PLH	<u> </u>	0 0	C _I = 15 pF		7.6	10.4	1	12	ns
^t PHL	PRE or CLR	Q or \overline{Q}	OL = 13 μr		7.6	10.4	1	12	115
^t PLH	CLK	Q or Q	C _L = 15 pF		5.8	7.8	1	9	ns
^t PHL	CLK	Q or Q	1 Q		5.8	7.8	1	9	115
^t PLH	PRE or CLR	Q or Q	C _L = 50 pF		8.1	11.4	1	13	ns
^t PHL	PRE OF CLR	QorQ	OL = 30 pr		8.1	11.4	1	13	10
^t PLH	CLK	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		6.3	8.8	1	10	ns
^t PHL	CLK	300	OL = 50 PF		6.3	8.8	1	10	115

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic VOH	4		V
V _{IH(D)}	High-level dynamic input voltage	2		V
V _{IL(D)}	Low-level dynamic input voltage		8.0	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	32	pF

SGDS008A - MAY 1998 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated