- Inputs Are TTL-Voltage Compatible
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description

These positive-edge-triggered D-type flip-flops have a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

SN54AI	SN54AHCT174 J OR W PACKAGE											
SN74AHCT174	. D, DB, DGV, N,	NS, OR PW	PACKAGE									
	(TOP VIEW	N										

	(10	/F VI		,
CLR [1Q [1D [2D [2Q [3D] 3Q [GND]	2 3 4 5 6 7	υ	16 15 14 13 12 11 10 9	V _{CC} 6Q 6D 5D 5Q 4D 4Q CLK

SN54AHCT174 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHCT174N	SN74AHCT174N
	SOIC – D	Tube	SN74AHCT174D	AHCT174
	3010 - 0	Tape and reel	SN74AHCT174DR	And 174
-40°C to 85°C SOP - NS		Tape and reel	SN74AHCT174NSR	AHCT174
	SSOP – DB	Tape and reel	SN74AHCT174DBR	HB174
	TSSOP – PW	Tape and reel	SN74AHCT174PWR	HB174
	TVSOP – DGV	Tape and reel	SN74AHCT174DGVR	HB174
	CDIP – J	Tube	SNJ54AHCT174J	SNJ54AHCT174J
–55°C to 125°C	CFP – W	Tube	SNJ54AHCT174W	SNJ54AHCT174W
	LCCC – FK	Tube	SNJ54AHCT174FK	SNJ54AHCT174FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

FUNCTION TABLE (each flip-flop)										
	OUTPUT									
CLR	CLK	D	Q							
L	Х	Х	L							
Н	\uparrow	Н	н							
н	\uparrow	L	L							
Н	L	Х	Q ₀							

logic diagram (positive logic)



To Five Other Channels

Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Output voltage range, V_O (see Note 1) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$ Continuous output current, I_O ($V_O = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)	C) D package DB package DGV package N package NS package PW package	$\begin{array}{cccc} -0.5 \ \mbox{V to 7 V} \\0.5 \ \mbox{V to V}_{CC} + 0.5 \ \mbox{V} \\20 \ \mbox{mA} \\ \pm 20 \ \mbox{mA} \\ \pm 25 \ \mbox{mA} \\ \pm 50 \ \mbox{mA} \\ \\ 50 \ \mbox{mA} \\ \\ 82^{\circ} \mbox{C/W} \\ \\ 120^{\circ} \mbox{C/W} \\ \\ 64^{\circ} \mbox{C/W} \\ \\ 108^{\circ} \mbox{C/W} \end{array}$
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

		SN54AH	CT174	SN74AHCT174		UNIT	
		MIN	MAX	MIN MAX			
VCC	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	High-level input voltage	2	N	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	5.5	0	5.5	V	
Vo	Output voltage	0	Vcc	0	VCC	V	
ЮН	High-level output current	DN	-8		-8	mA	
IOL	Low-level output current	701	8		8	mA	
$\Delta t/\Delta v$	Input transition rise or fall time	9	20		20	ns/V	
ТĄ	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	λ = 25°C	;	SN54AH	CT174	SN74AH	CT174	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Maria	I _{OH} = -50 μA	4.5.1	4.4	4.5		4.4		4.4		V
Voh	I _{OH} = -8 mA	4.5 V	3.94			3.8	'n.	3.8		V
N	I _{OL} = 50 μA	4.5.1			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36	~	0.44		0.44	V
Ц	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1*		±1	μA
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	nc	40		40	μA
∆ICC‡	One input at 3.4 V, Other inputs at V_{CC} or GND	5.5 V			1.35	PhO	1.5		1.5	mA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	рF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

			T _A = 25°C MIN MAX		SN54AH	CT174 SN74AHCT174			UNIT
					MIN	MAX	MIN	MAX	UNIT
	t _w Pulse duration	CLR low	5		5	4	5		20
١W		CLK high or low	5		5	N.N	5		ns
		Data	5		5	11F	5		20
۲su	t _{SU} Setup time before CLK↑	CLR inactive	3.5		3.5		3.5		ns
th	Hold time, data after CLK^\uparrow		0		0		0		ns



switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	LOAD T		;	SN54AH	CT174	SN74AH	CT174	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f			C _L = 15 pF	100**	135**		80**		80		MHz	
fmax			C _L = 50 pF	80	115		65	N	65			
^t PHL	CLR	Any Q	C _L = 15 pF		7.6**	10.4**	1**	13**	1	13	ns	
^t PLH	CLK	Any Q	Ci - 15 pF		5.8**	7.8**	1**	9**	1	9	ns	
^t PHL	-	Any Q	Any Q	C _L = 15 pF		5.8**	7.8**	1**	9**	1	9	
^t PHL	CLR	Any Q	C _L = 50 pF		8.1	11.4) L	13	1	13	ns	
^t PLH	CLK	Any	C: 50 pF		6.3	8.8	01	10	1	10		
^t PHL	ULK	Any Q	C _L = 50 pF		6.3	8.8	Q 1	10	1	10	ns	
t _{sk(o)}			C _L = 50 pF			1***				1	ns	

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

*** On products compliant to MIL-PRF-38535, this parameter does not apply.

noise characteristics V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER		SN74AHCT174			
		MIN	TYP	MAX	UNIT	
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8		V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8		V	
VOH(V)	Quiet output, minimum dynamic V _{OH}	4			V	
VIH(D)	High-level dynamic input voltage	2			V	
VIL(D)	Low-level dynamic input voltage			0.8	V	

NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		ONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load,	f = 1 MHz	28	pF



 $^{\circ}$ V_{CC} S O Open $\mathbf{R}_{\mathbf{I}} = \mathbf{1} \mathbf{k} \Omega$ TEST **S**1 From Output Test From Output ⊖ GND Under Test **Under Test** Point tPLH/tPHL Open CL CL tPLZ/tPZL Vcc (see Note A) (see Note A) tPHZ/tPZH GND **Open Drain** Vcc LOAD CIRCUIT FOR LOAD CIRCUIT FOR **TOTEM-POLE OUTPUTS 3-STATE AND OPEN-DRAIN OUTPUTS** 3 V 1.5 V **Timing Input** 0 V tw th 3 V tsu 3 V 1.5 V 1.5 V Input 1.5 1.5 V ν **Data Input** 0 V 0 V **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS** PULSE DURATION SETUP AND HOLD TIMES - 3 V 3 V Output 1.5 V 1.5 V 1.5 V ν Input Control 0 V 0 V ^tPHL ^tPZL ^tPLH Output ≈Vcc - V_{OH} Waveform 1 In-Phase 50% V_{CC} 50% V_{CC} 50% V_{CC} V<u>OL + 0.3 V</u> VOL S1 at VCC Output Vol (see Note B) -- tPHZ tPHL -^tPLH ^tPZH Output ۷он ۷он Waveform 2 V_{OH} – 0.3 V **Out-of-Phase** 50% V_{CC} 50% V_{CC} 50% V_CC S1 at GND Output ≈0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated