SCLS425F - JUNE 1998 - REVISED FEBRUARY 2002


- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Contain Six Flip-Flops With Single-Rail Outputs
- Applications Include:
  - Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description


The 'AHC174 devices are positive-edge-triggered D-type flip-flops with a direct clear ( $\overline{\text{CLR}}$ ) input and are designed for 2-V to 5.5-V V<sub>CC</sub> operation.

Information at the data (D) inputs that meets the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output.

### SN54AHC174 ... J OR W PACKAGE SN74AHC174 ... D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW)



### SN54AHC174 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### ORDERING INFORMATION

TA	PACKA	GE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHC174N	SN74AHC174N
	SOIC - D	Tube	SN74AHC174D	AHC174
	3010-15	Tape and reel	SN74AHC174DR	A110174
–40°C to 85°C	°C to 85°C SOP – NS Tube SN74A		SN74AHC174NSR	AHC174
	SSOP – DB	Tape and reel	SN74AHC174DBR	HA174
	TSSOP – PW	Tape and reel	SN74AHC174PWR	HA174
	TVSOP – DGV	Tape and reel	SN74AHC174DGVR	HA174
	CDIP – J	Tube	SNJ54AHC174J	SNJ54AHC174J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC174W	SNJ54AHC174W
	LCCC – FK	Tube	SNJ54AHC174FK	SNJ54AHC174FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **FUNCTION TABLE** (each flip-flop)

	INPUTS	OUTPUT	
CLR	CLK	D	Q
L	Х	Χ	L
Н	$\uparrow$	Н	Н
Н	$\uparrow$	L	L
Н	L	Χ	$Q_0$

### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, $V_{CC}$	C)  : D package  DB package  DGV package  N package  NS package  PW package	0.5 V to 7 V0.5 V to V <sub>CC</sub> + 0.5 V20 mA . ±20 mA . ±25 mA . ±50 mA . 73°C/W . 82°C/W . 120°C/W . 67°C/W . 64°C/W . 108°C/W
Storage temperature range, T <sub>stg</sub>	. •	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 3)

			SN54A	HC174	SN74A	HC174	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vсс	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
٧ı	Input voltage	-	0 4	5.5	0	5.5	V	
٧o	Output voltage		0	Vcc	0	VCC	V	
		V <sub>CC</sub> = 2 V	70	-50		-50	μΑ	
lон	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	70	-4		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA	
		V <sub>CC</sub> = 2 V		50		50	μΑ	
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mΛ	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
Δι/Δν	Input transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20		20	115/V	
TA	Operating free-air temperature		<b>-</b> 55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT COMPLETIONS	.,	T,	λ = 25°C	;	SN54A	HC174	SN74AI	HC174	
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9	2		1.9		1.9		
Voн	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		V
		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48	N.	2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	N.	3.8		
		2 V			0.1	4	0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	6	0.1		0.1	
$v_{OL}$		4.5 V			0.1	20	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	PAG	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	/	0.5		0.44	
ΙĮ	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			± 0.1		± 1*		± 1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		1.7	10				10	pF

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

SCLS425F – JUNE 1998 – REVISED FEBRUARY 2002

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54A	HC174	SN74A	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
Γ.	Pulse duration	CLR low	5		5		5		no
t <sub>w</sub>	ruise duration	CLK high or low	5		5	100	5		ns
Γ.	Catua tima hafara CLIVA	Data	5		6	111	6		
t <sub>su</sub>	Setup time before CLK↑	CLR inactive	3		3		3		ns
th	Hold time, data after CLK↑		0		0		0		ns

### timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54AHC174		SN74AHC174		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	CLR low	5		5		5		20
t <sub>W</sub>	ruise duration	CLK high or low	5		5	704	5		ns
Γ.	Setup time before CLK↑	Data	4.5		4.5	111	4.5		20
t <sub>SU</sub> Setup time before CLK	Setup time before CLK	CLR inactive	2.5		2.5		2.5		ns
t <sub>h</sub>	Hold time, data after CLK↑		0.5		0.5		0.5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	SN54A	HC174	SN74AI	HC174	UNIT
FANAIVIETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
£			C <sub>L</sub> = 15 pF	95*	170*		80*		80		MHz
fmax			C <sub>L</sub> = 50 pF	55	130		50	7	50		IVITZ
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 15 pF		4.5*	11.4*	1*	13.5*	1	13.5	ns
<sup>t</sup> PLH	CLK	A=v. O	C <sub>I</sub> = 15 pF		5.8*	11*	1*	13*	1	13	
<sup>t</sup> PHL	-	Any Q	CL = 15 pr		5.8*	11*	1*	13*	1	13	ns
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 50 pF		6	14.9	37)	17	1	17	ns
<sup>t</sup> PLH	CLK	Δην. Ο	C: - 50 pF		7.5	14.5	01	16.5	1	16.5	no
<sup>t</sup> PHL	GLK	Any Q	C <sub>L</sub> = 50 pF		7.5	14.5	Q 1	16.5	1	16.5	ns
tsk(o)			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS425F – JUNE 1998 – REVISED FEBRUARY 2002

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54A	HC174	SN74A	HC174	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII		
f			C <sub>L</sub> = 15 pF	130*	240*		110*		110		MHz		
<sup>†</sup> max			C <sub>L</sub> = 50 pF	90	180		80	7	80		IVITZ		
t <sub>PHL</sub>	CLR	Any Q	C <sub>L</sub> = 15 pF		3*	7.6*	1*	9*	1	9	ns		
<sup>t</sup> PLH	CLK	Any Q	C <sub>L</sub> = 15 pF		4.1*	7.2*	1*	8.5*	1	8.5	ns		
<sup>t</sup> PHL		Ally Q	Ally Q	Ally Q			4.1*	7.2*	1*	8.5*	1	8.5	115
<sup>t</sup> PHL	CLR	Any Q	$C_L = 50 pF$		4.2	9.6	37)	11	1	11	ns		
<sup>t</sup> PLH	CLK	Any Q	C <sub>I</sub> = 50 pF		5.5	9.2	0 1	10.5	1	10.5	ns		
<sup>t</sup> PHL	CLK	Ally Q	Ally Q	GL = 50 pr		5.5	9.2	Q 1	10.5	1	10.5	110	
tsk(o)			C <sub>L</sub> = 50 pF			1**				1	ns		

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.
\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	15.2	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated