- Load Clocks and Unload Clocks Can Be **Asynchronous or Coincident**
- 2048 Words by 9 Bits
- **Low-Power Advanced CMOS Technology**
- Fast Access Times of 15 ns With a 50-pF Load
- Programmable Almost-Full/Almost-Empty

- **Expansion Logic for Depth Cascading**
- **Empty, Full, and Half-Full Flags**
- Fall-Through Time of 20 ns Typical
- Data Rates up to 50 MHz
- 3-State Outputs
- Package Options Include 44-Pin Plastic Leaded Chip Carrier (FN), 64-Pin Thin Quad Flat (PM), and Reduced-Height 64-Pin Quad Flat (PAG) Packages

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times. It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.

Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect on the data residing in memory. When the memory is empty, UNCK signals have no effect.

Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF output is high when the FIFO contains 1024 or more words and is low when it contains 1023 or fewer words. The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset can be used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable (PEN) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 – Y) or more words. The AF/AE flag is low when the FIFO contains between (X + 1) and (2047 – Y) words.

A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF low, and EMPTY low. The Q outputs are not reset to any specific logic level.

The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting with respect to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not affect the output flags.

Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in depth expansion, cascade enable (CASEN) must be tied high.


The FIFO must be reset upon power up.

The SN74ACT7808 is characterized for operation from 0°C to 70°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






PAG OR PM PACKAGE (TOP VIEW)



NC - No internal connection




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.

functional block diagram





Terminal Functions

TERMINAL NAME	1/0	DESCRIPTION
AF/AE	0	Almost-full/almost-empty flag. Depth-offset values can be programmed for AF/AE or the default value of 256 can be used for both the almost-empty offset (X) and the almost-full offset (Y). AF/AE is high when memory contains X or fewer words or (2048 – Y) or more words. AF/AE is high after reset.
CASEN†	_	Cascade enable. When multiple SN74ACT7808 devices are depth cascaded, every device must have CASEN tied low. CASEN must be tied high when a device is not used in depth expansion.
D0-D8	- 1	Nine-bit data input port
DP9	-	DP9 is used as the most significant bit when programming the AF/AE offset values.
EMPTY	0	Empty flag. EMPTY is low when the FIFO memory is empty. A FIFO reset also causes EMPTY to go low.
FL†	I	First load. When multiple SN74ACT7808 devices are depth cascaded, the first device in the chain must have its FL input tied low and all other devices must have their FL inputs tied high.
FULL	0	Full flag. FULL is low when the FIFO is full. A FIFO reset causes FULL to go high.
HF	0	Half-full flag. HF is high when the FIFO memory contains 1024 or more words. HF is low after reset.
LDCK	Ι	Load clock. Data is written to the FIFO on the rising edge of LDCK when FULL is high.
OE	_	Output enable. When OE is low, D0–D8 are in the high-impedance state.
PEN	_	Program enable. After reset and before the first word is written to the FIFO, the binary value on D0–D8 and DP9 is latched as an AF/AE offset value when PEN is low and LDCK is high.
Q0-Q8	0	Nine-bit data output port
RESET	I	Reset. A low level on RESET resets the FIFO and drives FULL and AF/AE high and HF and EMPTY low.
UNCK	I	Unload clock. Data is read from the FIFO on the rising edge of UNCK when EMPTY is high.
χı†	I	Expansion input (XI) and expansion output (XO). When multiple SN74ACT7808 devices are depth cascaded, the XO of one device must be connected to the XI of the next device in the chain. The XO of the last device in the chain is
xot	0	connected to the XI of the first device in the chain.

[†] See Figures 6 and 7 for application information on FIFO word-width and word-depth expansions, respectively.

offset values for AF/AE

The AF/AE flag has two programmable limits: the almost-empty offset value (X) and the almost-full offset value (Y). They can be programmed after the FIFO is reset and before the first word is written to memory. If the offsets are not programmed, the default values of X = Y = 256 are used. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 - Y) or more words.

To program the offset values, program enable (\overline{PEN}) can be brought low after reset only when LDCK is low. On the following low-to-high transition of LDCK, the binary value on D0–D8 and DP9 is stored as the almost-empty offset value (X) and the almost-full offset value (Y). Holding \overline{PEN} low for another low-to-high transition of LDCK reprograms Y to the binary value on D0–D8 and DP9 at the time of the second LDCK low-to-high transition. Writes to the FIFO memory are disabled while the offsets are programmed. A maximum value of 1023 can be programmed for either X or Y (see Figure 1). To use the default values of X = Y = 256, \overline{PEN} must be held high.





Figure 1. Programming X and Y Separately





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions

			'ACT78	308-20	'ACT78	308-25	'ACT78	308-30	'ACT78	308-40	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage			5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
V	High-level input voltage	ΧI	3.85		3.85		3.85		3.85		· v
VIH	r light-level iliput voltage	Other inputs	2		2		2		2		
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
ІОН	High-level output current			-8		-8		-8		-8	mA
la.	Low-level output current	Q outputs		16		16		16		16	mA
IOL	Low-level output current	Flags		8		8		8		8	IIIA
TA	Operating free-air temperature		0	70	0	70	0	70	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	RAMETER		TEST CONDITIO	ONS	MIN	TYP [‡]	MAX	UNIT
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			V
Vai	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.5	V
VOL Q outputs		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$				0.5	V
II		$V_{CC} = 5.5 V$,	VI =VCC or 0				±5	μΑ
loz		$V_{CC} = 5.5 V$,	VO = VCC or 0				±5	μΑ
Icc		V _{CC} = 5.5 V,	$V_{I} = V_{CC} - 0.2 \text{ V or } 0$				400	μΑ
Δlcc§		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			1	mA
C _i		V _I = 0,	f = 1 MHz			4		pF
Co		V _O = 0,	f = 1 MHz			8		pF

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

[§] This is the increase in supply current for each input, excluding XI, that is at one of the specified TTL voltage levels rather 0 V or VCC.

timing requirements over recommended operating conditions (unless otherwise noted) (see Figures 1 through 3)

			'ACT7808-20		'ACT78	308-25	'ACT7808-30		'ACT7808-40		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
fclock	Clock frequency			50		40		33.3		25	MHz	
		LDCK high or low	8		9		11		13			
١.	Pulse duration	UNCK high or low	8		9		11		13		ns	
t _w	Pulse duration	PEN low	9		9		11		13			
		RESET low	10		13		16		19			
	Setup time	D0–D8, DP9 before LDCK↑	5		5		5		5		ns	
t _{su}		LDCK inactive before RESET high	5		5		5		5			
		PEN before LDCK↑	5		5		5		5			
		D0–D8, DP9 after LDCK↑	0		0		0		0			
t _h	Hold time	LDCK inactive after RESET high	5		5		5		5		ns	
		PEN low after LDCK↑	4		4		4		4			
		PEN high after LDCK low	0		0		0		0			

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 3)

		1										
PARAMETER	FROM	TO (OUTPUT)	'A(CT7808-2	20	'ACT78	308-25	'ACT78	308-30	'ACT7808-40		UNIT
TANAMETER	(INPUT)		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Olui
f _{max}	LDCK or UNCK		50			40		33.3		25		MHz
^t pd	LDCK [↑]	A O	5		20	5	22	5	25	5	28	
	UNCK↑	Any Q	4.5	11	15	4.5	18	4.5	20	4.5	22	ns
tpd [‡]	UNCK↑	Any Q		10								ns
^t PLH	LDCK↑	EMPTY	4		15	4	17	4	19	4	21	ns
	UNCK↑	EMPTY	2		15	2	17	2	19	2	21	
^t PHL	RESET low	EMPTY	2		16	2	18	2	20	2	22	ns
	LDCK↑	FULL	4		15	4	17	4	19	4	21	
+	UNCK↑	FULL	4		14	4	16	4	18	4	20	ns
^t PLH	RESET low		2		18	2	20	2	22	2	24	
+ .	LDCK [↑]	AF/AE	2		16	2	18	2	20	2	22	ns
^t pd	UNCK↑		2		16	2	18	2	20	2	22	115
to	RESET low	AF/AE	0		10	0	12	0	14	0	16	ns
^t PLH	LDCK↑	HF	2		19	2	21	2	23	2	25	
tou	UNCK↑	HF	2		16	2	18	2	20	2	22	ns
^t PHL	RESET low	111	2		12	2	14	2	16	2	18	115
^t PLH	UNCK↑	XO	2		11	2	13	2	15	2	17	ns
^t PHL	LDCK [↑]	XO	2		11	2	13	2	15	2	17	ns
t _{en}	OE	Any Q	1		10	1	12	1	14	1	16	ns
^t dis	OE	Any Q	1		9	1	11	1	13	1	15	ns
t _{en}	XI high	Any Q	3		13	3	15	3	17	3	19	ns
^t dis	XO high	Any Q			4		4		4		4	ns


[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ This parameter is measured with C_L = 30 pF (see Figure 4).



operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER				TEST CONDITIONS		
С	pd	Power dissipation capacitance per FIFO channel	Outputs enabled	$C_L = 50 \text{ pF},$	f = 5 MHz	91	pF

PARAMETER MEASUREMENT INFORMATION





NOTE A: C_L includes probe and jig capacitance.

Figure 3. Load Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS





APPLICATION INFORMATION




Figure 6. Word-Width Expansion: 2048 \times 18 Bits



APPLICATION INFORMATION

depth cascading (see Figure 7)

The SN74ACT7808 provides expansion logic necessary for cascading an unlimited number of the FIFOs in depth. $\overline{\text{CASEN}}$ must be low on all FIFOs used in depth expansion. $\overline{\text{FL}}$ must be tied low on the first FIFO in the chain; all others must have $\overline{\text{FL}}$ tied high. The expansion-out (XO) output of a FIFO must be tied to the expansion-in (XI) input of the next FIFO in the chain. The XO output of the last FIFO is tied to the XI input of the first FIFO to complete the loop. Data buses are common to each FIFO in the chain. A composite $\overline{\text{EMPTY}}$ and $\overline{\text{FULL}}$ signal must be generated to indicate boundary conditions.




Figure 7. Depth Cascading to Form a $6K \times 9$ FIFO

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265