SN74ACT2235 1024 × 9 × 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F – DECEMBER 1990 – REVISED JUNE 2003

- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- Dual 1024 by 9 Bits
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags

• Access Times of 25 ns With a 50-pF Load

- Data Rates up to 50 MHz
- Fall-Through Times of 22 ns Maximum
- High Output Drive for Direct Bus Interface
- Package Options Include 44-Pin Plastic Leaded Chip Carriers (FN) and 64-Pin Thin Quad Flat (PAG, PM) Packages

description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2235 is arranged as two 1024×9 -bit FIFOs for high speed and fast access times. It processes data at rates up to 50 MHz, with access times of 25 ns in a bit-parallel format.

The SN74ACT2235 consists of bus-transceiver circuits, two 1024×9 -bit FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable (GAB and GBA) inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 2 shows the eight fundamental bus-management functions that can be performed with the SN74ACT2235.

For more information on this device family, see the application report, $1K \times 9 \times 2$ Asynchronous FIFO SN74ACT2235, literature number SCAA010.

The SN74ACT2235 is characterized for operation from 0°C to 70°C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SN74ACT2235 1024 × 9 × 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F – DECEMBER 1990 – REVISED JUNE 2003

PAG OR PM PACKAGE (TOP VIEW) 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 NC Vcc Г 48 1 A3 47 Vcc 2 A4 B3 3 46 V_{CC} Β4 45 4 GND GND 5 44 GND GND 6 43 V_{CC} A5 Г 7 42 A6 B5 8 41 V_{CC} B6 9 40 Vcc [10 39 VCC A7 🗌 Β7 11 38 A8 🛛 12 B8 37 GND [GND 13 36 GND GND 14 35 AF/AEA ∏ AF/AEB 15 34 HFA 🗌 33 🛛 HFB 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 LDCKA [FULLA [UNCKB [EMPTYB [DAF [RSTA] EMPTYA [NC] NC 2 NC 2 FULLB 2 LDCKB 2 NC 0 RSTB DBF S

NC - No internal connection



SN74ACT2235 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS148F - DECEMBER 1990 - REVISED JUNE 2003

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.



SN74ACT2235 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F - DECEMBER 1990 - REVISED JUNE 2003

logic diagram (positive logic)





SN74ACT2235 1024 × 9 × 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F – DECEMBER 1990 – REVISED JUNE 2003

Terminal Functions

TERMINAL [†]		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AF/AEA AF/AEB	15 30	0	Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains X or fewer words or $1024 - X$ words. AF/AEA is low when FIFO A contains between (X + 1) or ($1023 - X$) words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.
A0–A8	4–8, 10–13	I/O	A-data inputs and outputs
B0–B8	32–35, 37–41	I/O	B-data inputs and outputs
DAF DBF	21 24	I	Define-flag inputs. The high-to-low transition of \overline{DAF} stores the binary value on A0–A8 as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of \overline{DBF} stores the binary value of B0–B8 as the almost-full/almost-empty offset value for FIFO B (Y).
EMPTYA EMPTYB	25 20	0	Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty.
FULLA FULLB	18 27	0	Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full.
HFA HFB	16 29	0	Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words and low when they contain 511 or fewer words.
LDCKA LDCKB	17 28	I	Load clocks. Data on A0–A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on B0–B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory.
GAB GBA	43 2	I	Output enables. GAB, GBA control the transceiver functions. When GBA is low, A0–A8 are in the high-impedance state. When GAB is low, B0–B8 are in the high-impedance state.
RSTA RSTB	22 23	I	Reset. A reset is accomplished in each direction by taking RSTA and RSTB low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up.
SAB SBA	44 1	I	Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 2.
UNCKA UNCKB	26 19	I	Unload clocks. Data in FIFO A is read to B0–B8 on a low-to-high transition of UNCKA. Data in FIFO B is read to A0–A8 on a low-to-high transition of UNCKB. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory.

[†] Terminals listed are for the FN package.

programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value for FIFO A (X) and for FIFO B (Y) is either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

user-defined X

Take DAF from high to low. This stores A0–A8 as X. If RSTA is not already low, take RSTA low. With DAF held low, take RSTA high. This defines AF/AEA using X. To retain the current offset for the next reset, keep DAF low.

default X

To redefine AF/AE using the default value of X = 256, hold \overline{DAF} high during the reset cycle.





SN74ACT2235

[†] Operation of FIFO B is identical to that of FIFO A.

[‡]Last valid data stays on outputs when FIFO goes empty due to a read.

Figure 1. Timing Diagram for FIFO A^{\dagger}

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

ი

SN74ACT2235 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS148F - DECEMBER 1990 - REVISED JUNE 2003



Figure 2. Bus-Management Functions



SN74ACT2235 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F – DECEMBER 1990 – REVISED JUNE 2003

CON	TROL	OPERATION					
SAB	SBA	A BUS	B BUS				
L	L	Real-time B to A bus	Real-time A to B bus				
L	н	FIFO B to A bus	Real-time A to B bus				
н	L	Real-time B to A bus	FIFO A to B bus				
н	Н	FIFO B to A bus	FIFO A to B bus				

OUTPUT-ENABLE CONTROL

CON	TROL	OPERATION					
GAB	GBA	A BUS	B BUS				
н	Н	A bus enabled	B bus enabled				
L	Н	A bus enabled	Isolation/input to B bus				
н	L	Isolation/input to A bus	B bus enabled				
L	L	Isolation/input to A bus	Isolation/input to B bus				

Figure 2. Bus-Management Functions (Continued)

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I : Control inputs	–0.5 V to 7 V
I/O ports	–0.5 V to 5.5 V
Voltage range applied to a disabled 3-state output	5.5 V
Package thermal impedance, θ_{JA} (see Note 1): FN package	
PAG package	
PM package	
Storage temperature range, T _{stg}	–65°C to 150°C
Maximum junction temperature, T _J	150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

			ACT22	35-20	ACT2235-30		ACT2235-40		ACT2235-60		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage			5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage				2		2		2		V
VIL	Low-level input voltage			0.8		0.8		0.8		0.8	V
lau	High lovel output ourrest	A or B ports		-8		-8		-8		-8	mA
ЮН	High-level output current	Status flags		-8		-8		-8		-8	ША
	Low lovel output ourrest	A or B ports		16		16		16		16	mA
IOL	Low-level output current	Status flags		8		8		8		8	mA
ТА	Operating free-air temperature		0	70	0	70	0	70	0	70	°C



SN74ACT2235 $1024 \times 9 \times 2$ **ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY**

SCAS148F - DECEMBER 1990 - REVISED JUNE 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITION	ONS	MIN	түр†	MAX	UNIT
∨он		V _{CC} = 4.5 V,	IOH = -8 mA		2.4			V
Vei	Flags	V _{CC} = 4.5 V,	I _{OL} = 8 mA				0.5	V
VOL	I/O ports	V _{CC} = 4.5 V,	I _{OL} = 16 mA				0.5	v
Ц		V _{CC} = 5.5 V,	AI = ACC or 0				±5	μA
loz		V _{CC} = 5.5 V,	VO = ACC or 0				±5	μA
Icc [‡]		$V_{I} = V_{CC} - 0.2 V$	or 0			10	400	μA
∆ICC§		V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V_{CC} or GND			1	mA
Ci		V _I = 0,	f = 1 MHz			4		pF
Co		V _O = 0,	f = 1 MHz			8		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] I_{CC} is tested with outputs open. § This is the supply current when each input is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 3)

			'ACT22	235-20	'ACT22	235-30	'ACT2235-40		'ACT2235-60		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
4	Clask fraguasay	LDCKA or LDCKB		50		33		25		16.7	MHz	
f _{clock} Clock frequency	UNCKA or UNCKB		50		33		25		16.7	MIL		
		RSTA or RSTB low	20		20		25		25			
		LDCKA or LDCKB low	8		10		14		20			
+	Pulse duration	LDCKA or LDCKB high	8		10		14		20		ns	
tw	Fuise duration	UNCKA or UNCKB low	8		10		14		20		115	
		UNCKA or UNCKB high	8		10		14		20			
		DAF or DBF high	10		10		10		10			
	Setup time	Data before LDCKA or LDCKB↑	4		4		5		5			
		Define AF/AE: D0–D8 before DAF or DBF↓	5		5		5		5			
t _{su}		Define AF/AE: DAF or DBF↓ before RSTA or RSTB↑	7		7		7		7		ns	
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5			
		RSTA or RSTB inactive (high) before LDCKA or LDCKB↑	5		5		5		5			
		Data after LDCKA or LDCKB↑	1		1		2		2			
		Define AF/AE: D0–D8 after DAF or DBF↓	0		0		0		0			
^t h	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB↑	0		0		0		0		ns	
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB↑	0		0		0		0			



SN74ACT2235 $1024 \times 9 \times 2$ ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F – DECEMBER 1990 – REVISED JUNE 2003

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)

	FROM	то	'ACT2235-20			'ACT2235-30		'ACT2235-40		'ACT2235-60		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	түр†	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
f _{max}	LDCK		50			33		25		16.7		MHz	
Imax	UNCK		50			33		25		16.7			
	LDCK↑, LDCKB↑	B or A	8		22	8	22	8	24	8	26	ns	
^t pd	UNCKA↑, UNCKB↑	BOL	12	17	25	12	25	12	35	12	45	115	
^t PLH	LDCK↑, LDCKB↑	EMPTYA, EMPTYB	4		15	4	15	4	17	4	19	ns	
	UNCKA↑, UNCKB↑	EMPTYA,	2		17	2	17	2	19	2	21		
^t PHL	RSTA↓, RSTB↓	EMPTYB	2		18	2	18	2	20	2	22	ns	
	LDCK↑, LDCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19		
	UNCKA↑, UNCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	19 19	
		FULLA, FULLB	2		15	2	15	2	17	2	19		
^t PLH	RSTA↓, RSTB↓	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns	
	LDCK↑, LDCKB↑	HFA, HFB	2		15	2	15	2	17	2	19		
^t PHL	UNCKA↑, UNCKB↑	HFA, HFB	4		18	4	18	4	20	4	22	ns	
	RSTA↓, RSTB↓		1		15	1	15	1	17	1	19		
	SAB or SBA‡	B or A	1		11	1	11	1	12	1	14		
	A or B	BUIA	1		11	1	11	1	12	1	14		
^t pd	LDCK↑, LDCKB↑	AF/AEA,	2		18	2	18	2	20	2	22	ns	
	UNCKA↑, UNCKB↑	AF/AEB	2		18	2	18	2	20	2	22		
t _{en}	GBA or GAB	A or B	2		11	2	11	2	13	2	15	ns	
^t dis	GBA or GAB	A or B	1		9	1	9	1	11	1	13	ns	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[‡] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

operating characteristics, V_{CC} = 5 V, T_A = 25° C

	PARAMETER	TEST CO	TYP	UNIT		
<u> </u>	Dever dissinction conscitutes per 1K hits	Outputs enabled	C. 50 mF	6 E MII-	71	pF
Cpd	Power dissipation capacitance per 1K bits	Outputs disabled	C _L = 50 pF,	f = 5 MHz	57	





PARAMETER MEASUREMENT INFORMATION

NOTE A: C_{L} includes probe and jig capacitance.

Figure 3. Load Circuit and Voltage Waveforms



SN74ACT2235 1024 × 9 × 2 ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY SCAS148F - DECEMBER 1990 - REVISED JUNE 2003



TYPICAL CHARACTERISTICS



MECHANICAL DATA

MPLC004A - OCTOBER 1994

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018



MECHANICAL DATA

MTQF006A - JANUARY 1995 - REVISED DECEMBER 1996

PAG (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026



MECHANICAL DATA

MTQF008A - JANUARY 1995 - REVISED DECEMBER 1996

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026
- D. May also be thermally enhanced plastic with leads connected to the die pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated