SN54ABTH162260, SN74ABTH162260 **12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES** WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D - JUNE 1992 - REVISED MAY 1997

● Members of the Texas Instruments	SN54ABTH162260 WD PACKAGE
Widebus [™] Family	SN74ABTH162260 DL PACKAGE
 B-Port Outputs Have Equivalent 25-Ω	(TOP VIEW)
Series Resistors, So No External Resistors	OEA 1 56 0E2B
Are Required	LE1B 2 55 LEA2B
 State-of-the-Art EPIC-IIB[™] BiCMOS Design	2B3 0 3 54 0 2B4
Significantly Reduces Power Dissipation	GND 0 4 53 0 GND
 ESD Protection Exceeds 2000 V Per	2B2 0 5 52 0 2B5
MIL-STD-883, Method 3015; Exceeds 200 V	2B1 0 6 51 0 2B6
Using Machine Model (C = 200 pF, R = 0)	V _{CC} 0 7 50 0 V _{CC}
 Latch-Up Performance Exceeds 500 mA Per	A1 0 8 49 0 2B7
JEDEC Standard JESD-17	A2 9 48 2B8
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	A3 0 10 47 0 2B9 GND 0 11 46 0 GND A4 0 12 45 0 2B10
 High-Impedance State During Power Up and Power Down 	A4 0 12 43 0 2B10 A5 0 13 44 0 2B11 A6 0 14 43 0 2B12
 Distributed V_{CC} and GND Pin Configuration	A7 [15 42] 1B12
Minimizes High-Speed Switching Noise	A8 [16 41] 1B11
 Flow-Through Architecture Optimizes PCB	A9 [] 17 40 [] 1B10
Layout	GND [] 18 39 [] GND
 Bus Hold on Data Inputs Eliminates the	A10 19 38 189
Need for External Pullup/Pulldown	A11 20 37 188
ResistorsPackage Options Include Plastic 300-mil	A12 21 36 1B7 V _{CC} 22 35 V _{CC}
Shrink Small-Outline (DL) Package and	1B1 23 34 1186
380-mil Fine-Pitch Ceramic Flat (WD)	1B2 24 33 1185
Backage Using 25 mil Contor to Contor	GND 25 32 11GND
Package Using 25-mil Center-to-Center	1B3 26 31 1B4
Spacings	LE2B 27 30 LEA1B
description	SEL 28 29 OE1B

description

The 'ABTH162260 are 12-bit to 24-bit multiplexed D-type latches used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. These devices are also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and \overline{OEA}) inputs control the bus-transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B-port outputs, which are designed to sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

SN54ABTH162260, SN74ABTH162260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCHES WITH SERIES-DAMPING RESISTORS AND 3-STATE OUTPUTS SCBS240D – JUNE 1992 – REVISED MAY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162260 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH162260 is characterized for operation from -40°C to 85°C.


Function Tables

	B TO A (OEB = H)									
	INPUTS									
1B	2B	SEL	LE1B	LE2B	OEA	A				
н	Х	Н	Н	Х	L	Н				
L	Х	Н	Н	Х	L	L				
X	Х	Н	L	Х	L	A ₀				
X	Н	L	Х	Н	L	н				
X	L	L	Х	Н	L	L				
X	Х	L	Х	L	L	A ₀				
Х	Х	Х	Х	Х	Н	Z				

	A TO B (OEA = H)									
		OUTI	OUTPUTS							
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B				
Н	Н	Н	L	L	Н	Н				
L	Н	Н	L	L	L	L				
н	Н	L	L	L	н	2B0				
L	Н	L	L	L	L	2B0				
н	L	Н	L	L	1B ₀	н				
L	L	Н	L	L	1B ₀	L				
Х	L	L	L	L	1B ₀	2B ₀				
Х	Х	Х	Н	н	Z	Z				
Х	Х	Х	L	Н	Active	Z				
Х	Х	Х	Н	L	Z	Active				
Х	Х	Х	L	L	Active	Active				



SCBS240D - JUNE 1992 - REVISED MAY 1997



logic diagram (positive logic)

To 11 Other Channels



SCBS240D - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high or power-off state, V _O Current into any output in the low state, I _O : SN54ABTH162260 (A port) SN74ABTH162260 (A port)	0.5 V to 7 V 0.5 V to 5.5 V
$B \text{ port}$ Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Package thermal impedance, θ_{JA} (see Note 2): DL package Storage temperature range, T_{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

			SN54ABTH	1162260	SN74ABTH	162260	UNIT
		MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	N	2		V
VIL	Low-level input voltage		8.0		0.8	V	
VI	Input voltage	0 🖉 Vcc		0	VCC	V	
IOH	High-level output current		7	-24		-32	mA
	Low-level output current	A port	22	48		64	mA
IOL		B port	20	12		12	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	9	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.



SCBS240D - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER	TEST CONDITIONS			Γ _A = 25°0	>	SN54ABTH	1162260	SN74ABTH	162260	UNIT
		TESTC	UNDITIONS	MIN	ΜΙΝ ΤΥΡ [†] ΜΑΧ		MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		
VOH			I _{OH} = -24 mA	2			2				V
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
			I _{OL} = 48 mA			0.55		0.55			
VOL	A port	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	V
	B port	1	I _{OL} = 12 mA			0.8		0.8		0.8	
V _{hys}					100						mV
-	Control inputs	$V_{CC} = 0$ to 5.5 $V_{I} = V_{CC}$ or G				±1		±1		±1	٥
łı	A or B ports		$V_{CC} = 2.1 V \text{ to } 5.5 V,$ $V_I = V_{CC} \text{ or GND}$			±20		±20		±20	μA
ha is	A or P porto	B ports $V_{CC} = 4.5 V$ $V_{I} = 0.8$						1 Contraction	100		μA
II(hold) A or B pc	A or B ports	VCC = 4.5 V	V _I = 2 V					-100			
IOZPU‡	:	$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, OE = X			±50	VC7 S	±50		±50	μA
IOZPD [‡]	:	$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to}$	0, 2.7 V, OE = X			±50	ROD	±50		±50	μΑ
IOZH§		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 2.7 \text{ V}, \overline{OE}$	5.5 V, ≥2 V		-	10		10		10	μΑ
Iozl§		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_{O} = 0.5 \text{ V}, \overline{\text{OE}}$	5.5 V, ≥ 2 V			-10		-10		-10	μΑ
loff		V _{CC} = 0,	VI or VO \leq 4.5 V			±100				±100	μA
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μA
IO¶		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-225	-50	-225	-50	-225	mA
	Outputs high					1.5		1.5		1.5	
	Outputs low	V _{CC} = 5.5 V, I				63		63		63	mA
ICC Out	Outputs disabled	$V_{I} = V_{CC} \text{ or } G$	ND			1		1		1	mA
∆ICC [#]		V _{CC} = 5.5 V, C Other inputs at	one input at 3.4 V, V _{CC} or GND			1		1.5		1	mA
Ci		V _I = 2.5 V or 0	.5 V		3						pF
Co		$V_0 = 2.5 V \text{ or } 0$	0.5 V		11.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] This parameter is characterized but not tested.

 $\$ The parameters I_{OZH} and I_{OZL} include the input leakage current.

I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS240D - JUNE 1992 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 5 V, T _A = 25°C		SN54ABTH162260	SN74ABTH162260		UNIT
		MIN	MAX	MIN 🔍 MAX	MIN	MAX	
tw	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3	3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B \downarrow	1.5		1.5	1.5		ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B \downarrow	1		1	1		ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

					1					
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V A = 25°C	;	SN54ABTH	162260	SN74ABTH	1162260	UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	В	1.4	3.6	5.2	1.4	6.3	1.4	6.1	-
^t PHL	A	В	2.7	4.8	6.4	2.7	7.4	2.7	7.1	ns
^t PLH	В	А	1.6	3.6	5.2	1.6	6.4	1.6	6	ns
^t PHL	Ь	~	1.7	3.8	5.5	1.7	6.5	1.7	6.2	115
^t PLH	16	А	1.8	3.9	5.3	1.8	6.6	1.8	6.3	ns
^t PHL	LE	~	2.3	4.1	5.4	2.3	6.1	2.3	5.8	115
^t PLH	LE	В	1.6	3.7	5.4	1.6	6.4	1.6	6.1	ns
^t PHL	LC	В	2.8	4.9	6.4	2.8	7.5	2.8	7.1	7.1
^t PLH	SEL (1B)	А	1.5	3.6	5	1.5	5.9	1.5	5.6	ns
^t PHL	SEL (IB)	~	1.8	3.5	4.8	1.8	5.2	1.8	5	115
^t PLH	SEL (2B)	А	1.2	3.6	5.1	1.2	6.5	1.2	6.3	ns
^t PHL	SEE (2D)	~	1.7	4	5.5	× 1.7	6.5	1.7	6.2	115
^t PZH	OE	А	1.1	3.5	5.2	1.1	6.5	1.1	6.3	ns
^t PZL	OE	~	2.1	4.2	5.7	2.1	6.6	2.1	6.5	115
^t PZH	ŌĒ	В	1	3.4	4.9	1	6.4	1	6.3	ns
^t PZL	UE	0	2.9	5.5	6.8	2.9	8.3	2.9	8.2	115
^t PHZ	ŌĒ	А	2.5	4.5	5.9	2.5	6.9	2.5	6.7	ns
^t PLZ	UE	A	1.8	3.4	4.8	1.8	5.6	1.8	5.2	113
^t PHZ	ŌĒ	В	2.1	4.4	5.7	2.1	7.7	2.1	7.5	ns
^t PLZ	OF B		1.7	3.9	5.4	1.7	6.3	1.7	6.2	115

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS240D - JUNE 1992 - REVISED MAY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ABTH162260DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABTH162260DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABTH162260DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABTH162260DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated