
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- High-Drive Outputs (-32-mA IOH, 64-mA IOI )
- **Parity Error Flag With Parity** Generator/Checker
- Register for Storage of the Parity Error Flag
- **Package Options Include Plastic** Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description


The 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the  $\overline{ERR}$  flag.  $\overline{ERR}$  is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

#### SN54ABT833 . . . JT PACKAGE SN74ABT833... DW OR NT PACKAGE (TOP VIEW)



#### SN54ABT833...FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated



#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT833 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT833 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

			INPUTS	3			OUTP	UT AND I/O		
OEB	OEA	CLR	CLK	$\begin{array}{c} \text{Ai} \\ \Sigma  \text{OF H's} \end{array}$	Bi† Σ OF H's	Α	В	PARITY	ERR‡	FUNCTION
L	Н	Х	Х	Odd Even	NA	NA	Α	L H	NA	A data to B bus and generate parity
Н	L	Н	1	NA	Odd Even	В	NA	NA	H L	B data to A bus and check parity
Х	Х	L	Х	Х	Х	Х	NA	NA	Н	Check error-flag register
н	н	H L H	No↑ No↑ ↑	X X Odd Even	Х	Z	Z	Z	NC H H L	Isolation§
L	L	Х	Х	Odd Even	NA	NA	Α	H L	NA	A data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

### logic symbol¶



<sup>¶</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.




<sup>†</sup>Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume ERR was previously high.

<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.

### logic diagram (positive logic)




Pin numbers shown are for the DW, JT, and NT packages.


#### **ERROR-FLAG FUNCTION TABLE**

INP	UTS	INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub> †	EKK	
Н	<b>↑</b>	Н	Н	Н	
Н	$\uparrow$	X	L	L	Sample
Н	$\uparrow$	L	Χ	L	
L	Χ	Х	Χ	Н	Clear

†The state of ERR before any changes at CLR, CLK, or point P

#### error-flag waveforms





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	$\dots$ -0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	$\dots$ -0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT833	96 mA
SN74ABT833	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stq</sub>	. $-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



### recommended operating conditions (see Note 3)

			SN54AE	3T833	SN74A	3T833	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	h	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	Vcc	V
Vон	High-level output voltage	ERR	4	5.5		5.5	V
IOH	High-level output current	Except ERR	27/	-24		-32	mA
loL	Low-level output current		<sup>7</sup> 0į	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	5		5	ns/V
TA	Operating free-air temperature		<del>-</del> 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CON	IDITIONS	T	A = 25°(	;	SN54A	BT833	SN74A	BT833	UNIT
PAI	RAMETER	TEST CON	IDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\/~	All outputs	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH	except ERR	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
\/a:		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 24 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	٧
V <sub>hys</sub>					100						mV
ЮН	ERR	V <sub>CC</sub> = 4.5 V,	V <sub>OH</sub> = 5.5 V			20		20		20	μΑ
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		#		±1	μA
11	A or B ports	vCC = 5.5 v,	AL = ACC OLGIAD			±100		±100		±100	μΑ
I <sub>I</sub> L	A or B ports	$V_{CC} = 0$ ,	V <sub>I</sub> = GND			-50		<b>–</b> 50		-50	μΑ
loz <sub>H</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	<i>\( \)</i>	50		50	μΑ
loz <sub>L</sub> ‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V			-50	22	-50		-50	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	70,			±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	Q	50		50	μΑ
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200¶	-50	-200¶	-50	-200¶	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μΑ
Icc	A or B ports	$I_{O} = 0$ ,	Outputs low		24	38¶		38¶		38¶	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ
	Data innuta	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA
∆lcc#	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	V <sub>CC</sub> = 5.5 V, One inpu Other inputs at V <sub>CC</sub> or				1.5		1.5		1.5	mA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4.5						pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			10.5						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>¶</sup> These limits may vary among suppliers.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	SN54A	BT833	SN74A	BT833	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
	Pulse duration	CLK high or low	3		3	1/5	3		ns	
t <sub>W</sub>	ruise duration	CLR low	3		3	37	3		115	
		B or PARITY high	9.8		9.8	ζ	9.8			
t <sub>su</sub>	Setup time before CLK↑	B or PARITY low	8.1		8.1		8.1		ns	
		CLR	2		0 2		2			
th	Hold time after CLK↑	B or PARITY	0		0		0		ns	


## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V T	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			BT833	SN74ABT833		UNIT	
	(INFOT)	(0011-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	A or B	B or A	1.2	2.8	4.8	1.2	5.4	1.2	5.3	ns	
tPHL	AUIB	BULA	1	3	4.8‡	1	5.4	1	5.3‡	115	
t <sub>PLH</sub>	А	PARITY	2.1	5.5	9.5	2.1	11.3	2.1	11.2	ns	
tPHL	A	FANITI	2.5	5.3	9.7	2.5	11,1	2.5	11	113	
<sup>t</sup> PZH	ŌĒ	PARITY	2.6	6.2	8.5	2.6	10.6	2.6	10.5	ns	
tPZL	OE	FANITI	2.6‡	5.8	8.6	2.6‡	10.1	2.6‡	10		
t <sub>PLH</sub>	CLR	ERR	1	3.2	4.8‡	(P)	5.3	1	5.2	ne	
t <sub>PHL</sub>	CLK	EKK	1.2‡	2.8	5.7	1.2‡	6.3	1.2‡	6.2	ns	
<sup>t</sup> PZH	ŌĒ	A D or DADITY	1	3.7	5.8‡	<i>S</i> <sup>∞</sup> 1	6.6	1	6.5‡	20	
tpzL	OE	A, B, or PARITY	1.3‡	3.8	5.8	1.3‡	6.6	1.3‡	6.5‡	ns	
t <sub>PHZ</sub>	ŌĒ	A, B, or PARITY	1.9‡	4.4	7.3	1.9‡	8	1.9‡	7.9	no	
t <sub>PLZ</sub>	OE .	A, B, OI FAILLT	2.2‡	4.4	7.7	2.2‡	8.2	2.2‡	8.1	ns	

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup>These limits may vary among suppliers.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms







.com 4-Jun-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74ABT833DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833NSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833NSRE4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833NSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT833NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ABT833NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI




## **PACKAGE OPTION ADDENDUM**

www.ti.com	4-Jun-200
to Customer on an annual basis.	




#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT833DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74ABT833NSR	SO	NS	24	2000	330.0	24.4	8.2	15.4	2.5	12.0	24.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT833DWR	SOIC	DW	24	2000	346.0	346.0	41.0
SN74ABT833NSR	SO	NS	24	2000	346.0	346.0	41.0

#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

#### **24 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

## DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com microcontroller.ti.com Microcontrollers www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated