

QUADRUPLE RS-485 DIFFERENTIAL LINE DRIVERS

FEATURES


- Designed for TIA/EIA-485, TIA/EIA-422 and ISO 8482 Applications
- Signaling Rates (1) up to 30 Mbps
- **Propagation Delay Times < 11 ns**
- Low Standby Power Consumption 1.5-mA Max
- The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).


- **Output ESD Protection: 12 kV**
- **Driver Positive- and Negative-Current Limiting**
- Power-Up and Power-Down Glitch-Free for **Line Insertion Applications**
- Thermal Shutdown Protection
- **Industry Standard Pin-Out, Compatible With** SN75174, MC3487, DS96174, LTC487, and MAX3042

DESCRIPTION


The SN65LBC174A and SN75LBC174A are quadruple differential line drivers with 3-state outputs, designed for TIA/EIA-485 (RS-485), TIA/EIA-422 (RS-422), and ISO 8482 applications.

These devices are optimized for balanced multipoint bus transmission at signaling rates up to 30 million bits per second. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.





logic diagram (positive logic)



LinBiCMOS is a registered trademark of Texas Instruments.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

Each driver features current limiting and thermal-shutdown circuitry making it suitable for high-speed multipoint applications in noisy environments. These devices are designed using LinBiCMOS[®], facilitating low power consumption and robustness.

The two EN inputs provide pair-wise driver enabling, or can be externally tied together to provide enable control of all four drivers with one signal. When disabled or powered off, the driver outputs present a high-impedance to the bus for reduced system loading.

The SN75LBC174A is characterized for operation over the temperature range of 0°C to 70°C. The SN65LBC174A is characterized for operation over the temperature range of -40°C to 85°C.

AVAILABLE OPTIONS

	PACKAGE							
T _A	16-PIN PLASTIC SMALL OUTLINE ⁽¹⁾ (JEDEC MS-013)	20-PIN PLASTIC SMALL OUTLINE ⁽¹⁾ (JEDEC MS-013)	16-PIN PLASTIC THROUGH-HOLE (JEDEC MS-001)					
0°C to 70°C	SN75LBC174A16DW	SN75LBC174ADW	SN75LBC174AN					
0 0 10 70 0	MARKED AS 75LBC174A							
4000 +- 0500	SN65LBC174A16DW	SN65LBC174DW	SN65LBC174AN					
40°C to 85°C	MARKED AS 65LBC174A							

⁽¹⁾ Add R suffix for taped and reeled version.


FUNCTION TABLE (EACH DRIVER)(1)


INPUT	ENABLE	OUTPUTS			
Α	G	Y	Z		
L	Н	L	Н		
Н	Н	Н	L		
OPEN	Н	Н	L		
L	OPEN	L	Н		
Н	OPEN	Н	L		
OPEN	OPEN	Н	L		
X	L	Z Z			

⁽¹⁾ H = high level, L = low level, X = irrelevant, Z = high impedance (off)



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UNIT		
Supply voltage rar	nge, V _{CC} ⁽²⁾		-0.3 V to 6 V		
Voltage range at a	any bus (DC)		-10 V to 15 V		
Voltage range at a	any bus (transient pulse through 100 C	Ω, see Figure 8)	-30 V to 30 V		
Input voltage rang	e at any A or EN terminal, V _I		-0.5 V to V _{CC} + 0.5 V		
	Lluman hadir madal (3)	Y, Z, and GND	±12 kV		
Electrostatic discharge	Human body model (3)	All pins	±5 kV		
discriarge	Charged-device model (4)	All pins	±1 kV		
Storage temperatu	ure range, T _{stg}		-65°C to 150°C		
Continuous power dissipation			See Dissipation Rating Table		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260°C		

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to GND.
- (3) Tested in accordance with JEDEC standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC standard 22, Test Method C101.

DISSIPATION RATING TABLE

PACKAGE ⁽¹⁾	JEDEC BOARD MODEL	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽²⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
16 DW	LOW K	1200 mW	9.6 mW/°C	769 mW	625 mW
IO DVV	HIGH K	2240 mW	17.9 mW/°C	1434 mW	1165 mW
20 DW	LOW K	1483 mW	11.86 mW/°C	949 mW	771 mW
20 DW	HIGH K	2753 mW	22 mW/°C	1762 mW	1432 mW
16 N	LOW K	1150 mW	9.2 mW/°C	736 mW	598 mW

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal	Y, Z	7		12	V
High-level input voltage, V _{IH}	A FN			V _{CC}	V
Low-level input voltage, V _{IL}	A, EN	0		0.8	V
Output current		60		60	mA
Operating free air temperature T	SN75LBC174A	0		70	•c
Operating free-air temperature, T _A	SN65LBC174A			85	1 .0

ELECTRICAL CHARACTERISTICS

over recommended operating conditions

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IK}	Input clamp voltage	I _I = -18 mA	-1.5	-0.77		V	
Vo	Open-circuit output voltage	Y or Z, No load		0		V _{CC}	V
		No load (open circuit)		3		V _{CC}	
$ V_{OD(SS)} $	Steady-state differential output voltage magnitude (2)	$R_L = 54 \Omega$, See Figure	1	1	1.6	2.5	V
	voltage magnitude	With common-mode loa	ading, See Figure 2	1	1.6	2.5	
$\Delta V_{OD(SS)}$	Change in steady-state differential output voltage between logic states	See Figure 1		-0.1		0.1	V
V _{OC(SS)}	Steady-state common-mode output voltage	See Figure 3	2	2.4	2.8	V	
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage between logic states	See Figure 3		-0.02		0.02	V
I _I	Input current	A, EN		-50		50	μΑ
	Chart circuit autaut aurrent		V _I = 0 V	-200		200	mA
I _{OS}	Short-circuit output current	7 / 40 //	$V_I = V_{CC}$	-200		200	mA
l _{OZ}	High-impedance-state output current	V _{TEST} = -7 V to 12 V, SeeFigure 7	EN at 0 V	-50		50	μА
I _{O(OFF)}	Output current with power off		V _{CC} = 0 V	-10		10	
1	Cumply ourront	$V_I = 0 \text{ V or } V_{CC}$, All drivers enabled No load All drivers disabled				23	
I _{CC}	Supply current					1.5	mA

All typical values are at V_{CC} = 5 V and 25°C. The minimum V_{OD} may not fully comply with TIA/EIA-485-A at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal transmission distance.



SWITCHING CHARACTERISTICS

over recommended operating conditions

PARAM	METER .	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output		5.5	8	11	ns
t _{PHL}	Propagation delay time, high-to-low level output		5.5	8	11	ns
t _r	Differential output voltage rise time		3	7.5	11	ns
t _f	Differential output voltage fall time	$R_L = 54 \Omega, C_L = 50 pF,$	3	7.5	11	ns
	Dulas alianult to I	See Figure 4		0.6	2	no
t _{sk(p)}	Pulse skew t _{PLH} - t _{PHL}			0.6	2	ns
t _{sk(o)}	Output skew ⁽¹⁾				2	ns
t _{sk(pp)}	Part-to-part skew ⁽²⁾				3	ns
t _{PZH}	Propagation delay time, high-impedance-to-high-level output	See Figure 5			25	ns
t_{PHZ}	Propagation delay time, high-level-output-to-high impedance	See Figure 5			25	ns
t _{PZL}	Propagation delay time, high-impedance-to-low-level output	Coo Figure 6			30	ns
t _{PLZ}	Propagation delay time, low-level-output-to-high impedance	See Figure 6			20	ns

- (1) Output skew (t_{sk(o)}) is the magnitude of the time delay difference between the outputs of a single device with all of the inputs connected together.
- (2) Part-to-part skew (t_{sk(pp)}) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same input signals, the same supply voltages, at the same temperature, and have identical packages and test circuits.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit, V_{OD} Without Common-Mode Loading






Figure 2. Test Circuit, V_{OD} With Common-Mode Loading





- † PRR = 1 MHz, 50% Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_O = 50 Ω
- [‡] Includes probe and jig capacitance

Figure 3. Voc Test Circuit



- † PRR = 1 MHz, 50% Duty Cycle, t_{r} < 6 ns, t_{f} < 6 ns, Z_{O} = 50 Ω
- [‡] Includes probe and jig capacitance





Figure 4. Output Switching Test Circuit and Waveforms





- † PRR = 1 MHz, 50% Duty Cycle, t_{r} < 6 ns, t_{f} < 6 ns, Z_{O} = 50 Ω
- [‡] Includes probe and jig capacitance
- § 3 V if testing Y output, 0 V if testing Z output





Figure 5. Enable Timing Test Circuit and Waveforms, t_{PZH} and t_{PHZ}





[†] PRR = 1 MHz, 50% Duty Cycle, t_r < 6 ns, t_f < 6 ns, Z_O = 50 Ω

^{§ 3} V if testing Y output, 0 V if testing Z output




Figure 6. Enable Timing Test Circuit and Waveforms, t_{PZL} and t_{PLZ}

[‡] Includes probe and jig capacitance






Figure 7. Test Circuit, Short-Circuit Output Current





Figure 8. Test Circuit Waveform, Transient Overvoltage Test



TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)

Figure 13.




Figure 14.

APPLICATION INFORMATION




Figure 15. Typical Application Circuit, DSP-to-DSP Link via Serial Peripheral Interface







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65LBC174A16DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174A16DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174A16DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174A16DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LBC174AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type
SN75LBC174A16DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174A16DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174A16DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174A16DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174ADWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LBC174AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type
SN75LBC174ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type

 $^{^{(1)}}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

18-Sep-2008

at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65LBC174A:

Enhanced Product: SN65LBC174A-EP


NOTE: Qualified Version Definitions:


• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Apr-2009


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LBC174A16DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN75LBC174A16DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 9-Apr-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LBC174A16DWR	SOIC	DW	16	2000	346.0	346.0	33.0
SN75LBC174A16DWR	SOIC	DW	16	2000	346.0	346.0	33.0

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated