

SLASED9A - NOVEMBER 2016-REVISED NOVEMBER 2017

MUX36xxx 36-V, Low-Capacitance, Low-Leakage-Current, Precision Analog Multiplexers

Features

Low On-Capacitance

MUX36S16: 13.5 pF

MUX36D08: 8.7 pF

Low Input Leakage: 1 pA

Low Charge Injection: 0.31 pC

Rail-to-Rail Operation

Wide Supply Range: ±5 V to ±18 V, 10 V to 36 V

Low On-Resistance: 125 Ω

Transition Time: 97 ns

Break-Before-Make Switching Action

EN Pin Connectable to V_{DD}

Logic Levels: 2 V to V_{DD}

Low Supply Current: 45 µA

ESD Protection HBM: 2000 V

Industry-Standard TSSOP/ SOIC Package

Applications

- Factory Automation and Industrial Process Control
- Programmable Logic Controllers (PLC)
- **Analog Input Modules**
- ATE Test Equipment
- **Digital Multimeters**
- **Battery Monitoring Systems**

3 Description

The MUX36S16 and MUX36D08 (MUX36xxx) are modern complementary metal-oxide semiconductor (CMOS) precision analog multiplexers (muxes). The MUX36S16 offers 16:1 single-ended channels, whereas the MUX36D08 offers differential 8:1 or dual 8:1 single-ended channels. The MUX36S16 and MUX36D08 work equally well with either dual supplies (±5 V to ±18 V) or a single supply (10 V to 36 V). These devices also perform well with symmetric supplies (such as $V_{DD} = 12 \text{ V}$, $V_{SS} = -12 \text{ V}$ V), and unsymmetric supplies (such as $V_{DD} = 12 \text{ V}$, $V_{SS} = -5$ V). All digital inputs have transistortransistor logic (TTL) compatible thresholds, providing both TTL and CMOS logic compatibility when operating in the valid supply voltage range.


The MUX36S16 and MUX36D08 have very low onand off-leakage currents, allowing these multiplexers to switch signals from high input impedance sources with minimal error. A low supply current of 45 μA enables use in power-sensitive applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
MUX36S16	TSSOP (28)	9.70 mm × 6.40 mm
MUX36D08	SOIC (28)	17.9 mm × 7.50 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

Simplified Schematic



Leakage Current vs Temperature






Table of Contents

1	Features 1		7.11 Channel-to-Channel Crosstalk	2
2	Applications 1		7.12 Bandwidth	23
3	Description 1		7.13 THD + Noise	23
4	Revision History2	8	Detailed Description	24
5	Pin Configuration and Functions 3		8.1 Overview	24
6	Specifications6		8.2 Functional Block Diagram	24
•	6.1 Absolute Maximum Ratings		8.3 Feature Description	2
	6.2 ESD Ratings		8.4 Device Functional Modes	2
	6.3 Recommended Operating Conditions	9	Application and Implementation	28
	6.4 Thermal Information		9.1 Application Information	28
	6.5 Electrical Characteristics: Dual Supply		9.2 Typical Application	28
	6.6 Electrical Characteristics: Single Supply	10	Power Supply Recommendations	30
	6.7 Typical Characteristics	11	Layout	3 [,]
7	Parameter Measurement Information		11.1 Layout Guidelines	3 ⁻
•	7.1 Truth Tables		11.2 Layout Example	3 [,]
	7.2 On-Resistance	12	Device and Documentation Support	33
	7.3 Off Leakage		12.1 Documentation Support	33
	7.4 On-Leakage Current		12.2 Related Links	33
	7.5 Differential On-Leakage Current		12.3 Receiving Notification of Documentation Upda	ates 3
	7.6 Transition Time		12.4 Community Resources	33
	7.7 Break-Before-Make Delay		12.5 Trademarks	33
	7.8 Turn-On and Turn-Off Time		12.6 Electrostatic Discharge Caution	33
	7.9 Charge Injection		12.7 Glossary	3
	7.10 Off Isolation	13	Mechanical, Packaging, and Orderable Information	34


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



5 Pin Configuration and Functions

MUX36S16: DW and PW Package 28-Pin SOIC and TSSOP Top View



Pin Functions

Р	IN	FUNCTION	DECODINE		
NAME	NO.	FUNCTION	DESCRIPTION		
A0	17	Digital input	Address line 0		
A1	16	Digital input	Address line 1		
A2	15	Digital input	Address line 2		
A3	14	Digital input	Address line 3		
D	28	Analog input or output	Drain pin. Can be an input or output.		
EN	18	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this pin is high, the A[3:0] logic inputs determine which switch is turned on.		
GND	12	Power supply	Ground (0 V) reference		
NC	2, 3, 13	No connect	Do not connect		
S1	19	Analog input or output	Source pin 1. Can be an input or output.		
S2	20	Analog input or output	Source pin 2. Can be an input or output.		
S3	21	Analog input or output	Source pin 3. Can be an input or output.		
S4	22	Analog input or output	Source pin 4. Can be an input or output.		
S5	23	Analog input or output	Source pin 5. Can be an input or output.		
S6	24	Analog input or output	Source pin 6. Can be an input or output.		
S7	25	Analog input or output	Source pin 7. Can be an input or output.		
S8	26	Analog input or output	Source pin 8. Can be an input or output.		
S9	11	Analog input or output	Source pin 9. Can be an input or output.		
S10	10	Analog input or output	Source pin 10. Can be an input or output.		
S11	9	Analog input or output	Source pin 11. Can be an input or output.		
S12	8	Analog input or output	Source pin 12. Can be an input or output.		
S13	7	Analog input or output	Source pin 13. Can be an input or output.		
S14	6	Analog input or output	Source pin 14. Can be an input or output.		
S15	5	Analog input or output	Source pin 15. Can be an input or output.		
S16	4	Analog input or output	Source pin 16. Can be an input or output.		


Copyright © 2016–2017, Texas Instruments Incorporated



Pin Functions (continued)

PIN		FUNCTION	DESCRIPTION		
NAME	NO.	FUNCTION	DESCRIPTION		
VDD	1	Power supply	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V_{DD} and GND.		
VSS	27	Power supply	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.		

MUX36D08: DW and PW Package 28-Pin SOIC and TSSOP Top View



Pin Functions: MUX36D08

Р	IN	FUNCTION	DESCRIPTION	
NAME	NO.	FUNCTION	DESCRIPTION	
A0	17	Digital input	Address line 0	
A1	16	Digital input	Address line 1	
A2	15	Digital input	Address line 2	
DA	28	Analog input or output	Drain pin A. Can be an input or output.	
DB	2	Analog input or output	Drain pin B. Can be an input or output.	
EN	18	Digital input	Active high digital input. When this pin is low, all switches are turned off. When this is high, the A[2:0] logic inputs determine which pair of switches is turned on.	
GND	12	Power supply	Ground (0 V) reference	
NC	3, 13, 14	No connect	Do not connect	
S1A	19	Analog input or output	Source pin 1A. Can be an input or output.	
S2A	20	Analog input or output	Source pin 2A. Can be an input or output.	
S3A	21	Analog input or output	Source pin 3A. Can be an input or output.	
S4A	22	Analog input or output	Source pin 4A. Can be an input or output.	
S5A	23	Analog input or output	Source pin 5A. Can be an input or output.	
S6A	24	Analog input or output	Source pin 6A. Can be an input or output.	
S7A	25	Analog input or output	Source pin 7A. Can be an input or output.	
S8A	26	Analog input or output	Source pin 8A. Can be an input or output.	
S1B	11	Analog input or output	Source pin 1B. Can be an input or output.	
S2B	10	Analog input or output	Source pin 2B. Can be an input or output.	

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



Pin Functions: MUX36D08 (continued)

Р	IN	FUNCTION	DESCRIPTION		
NAME	NO.	FUNCTION	DESCRIPTION		
S3B	9	Analog input or output	Source pin 3B. Can be an input or output.		
S4B	8	Analog input or output	Source pin 4B. Can be an input or output.		
S5B	7	Analog input or output	Source pin 5B. Can be an input or output.		
S6B	6	Analog input or output	Source pin 6B. Can be an input or output.		
S7B	5	Analog input or output	Source pin 7B. Can be an input or output.		
S8B	4	Analog input or output	Source pin 8B. Can be an input or output.		
VDD	1	Power supply	Positive power supply. This pin is the most positive power supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
VSS	27	Power supply	Negative power supply. This pin is the most negative power supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μF to 10 μF between V_SS and GND.		



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		V_{DD}	-0.3	40	
	Supply	V _{SS}	-0.3 40 -40 0.3 V _{SS} 40 2, A3 V _{SS} -0.3 V _{DD} +0.3		
Voltage		$V_{DD} - V_{SS}$		40	V
	Digital pins (2):	Digital pins (2): EN, A0, A1, A2, A3		$V_{DD} + 0.3$	
	Analog pins ⁽²⁾	: Sx, SxA, SxB, D, DA, DB	V _{SS} – 2	V _{DD} + 2	
Current ⁽³⁾			-30	30	mA
	Operating, T _A		– 55	150	
Temperature	Junction, T_J			150	°C
	Storage, T _{stg}	Storage, T _{stg}		150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Clastroototic diacharas	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	NOM MAX	UNIT
V _{DD} ⁽¹⁾	Desitive power supply veltage	Dual supply	5	18	V
VDD'''	Positive power-supply voltage	Single supply	10	36	V
V _{SS} ⁽²⁾	Negative power-supply voltage (dua	l supply)	-5	-18	V
$V_{DD} - V_{SS}$	Supply voltage		10	36	V
V_S	Source pins voltage (3)		V _{SS}	V_{DD}	V
V_D	Drain pins voltage		V _{SS}	V_{DD}	V
V_{EN}	Enable pin voltage		V _{SS}	V_{DD}	V
V_A	Address pins voltage		V _{SS}	V_{DD}	V
I _{CH}	Channel current (T _A = 25°C)		-25	25	mA
T _A	Operating temperature		-40	125	°C

V_S is the voltage on all the S pins.

Voltage limits are valid if current is limited to ±30 mA.

Only one pin at a time.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

When V_{SS} = 0 V, V_{DD} can range from 10 V to 36 V. V_{DD} and V_{SS} can be any value as long as 10 V \leq (V_{DD} - V_{SS}) \leq 36 V.



6.4 Thermal Information

		MUX36xxx		
	THERMAL METRIC ⁽¹⁾	PW (TSSOP)	(TSSOP) DW (SOIC) 8 PINS 28 PINS 79.8 53.6 24.0 30.1 37.6 28.5 1.2 9.0 37.1 28.4	UNIT
		28 PINS	28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	79.8	53.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.0	30.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.6	28.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	9.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.1	28.4	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: Dual Supply

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G SWITCH			·			
	Analog signal range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V_{SS}		V_{DD}	V
		$V_S = 0 \text{ V}, I_S = -1 \text{ mA}$			125	170	
D	R _{ON} On-resistance				145	200	Ω
R _{ON}	On-resistance	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$	$T_A = -40$ °C to +85°C			230	22
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			250	
	On-resistance				6	9	
ΔR_{ON}	mismatch between	$V_S = \pm 10 \text{ V}, I_S = -1 \text{ mA}$	$T_A = -40$ °C to +85°C			14	Ω
	channels		$T_A = -40$ °C to +125°C			16	
					20	45	
R _{FLAT}	On-resistance flatness	V _S = 10 V, 0 V, -10 V	$T_A = -40$ °C to +85°C			53	Ω
	nauress		$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$			58	
	On-resistance drift	V _S = 0 V			0.62		Ω/°C
	Input leakage current	Switch state is off, $V_S = \pm 10 \text{ V}, V_D = \pm 10$ $V^{(1)}$		-0.04	0.001	0.04	nA
I _{S(OFF)}			$T_A = -40$ °C to +85°C	-0.15		0.15	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-1.2		1.2	
		Switch state is off,		-0.15	0.01	0.15	nA
$I_{D(OFF)}$	Output off-leakage current	$V_S = \pm 10 \text{ V}, V_D = \pm 10 \text{ V}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	-1		1	
	ourront	V ⁽¹⁾	T _A = -40°C to +125°C	-4.5		4.5	
				-0.2	0.01	0.2	
$I_{D(ON)}$	Output on-leakage current	Switch state is on, $V_D = \pm 10 \text{ V}, V_S = \text{floating}$	$T_A = -40$ °C to +85°C	-1		1	nA
	ourront	VD = 110 V, VS = Hoating	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	-5.3		5.3	
		Switch state is on,		-15	3	15	
$I_{DL(ON)}$	Differential on- leakage current	$V_{DA} = V_{DB} = \pm 10 \text{ V}, V_{S} =$	$T_A = -40$ °C to +85°C	-100		100	pA
	.ca.ago canon	floating	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-500		500	
LOGIC I	NPUT						
V _{IH}	Logic voltage high			2			V
V _{IL}	Logic voltage low					0.8	V
I _D	Input current					0.1	μA

⁽¹⁾ When V_S is positive, V_D is negative, and vice versa.



Electrical Characteristics: Dual Supply (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SWITCH	DYNAMICS(2)								
						82	136		
ON	Enable turn-on time	$V_S = \pm 10 \text{ V}, R_L = 300 \Omega,$ $C_1 = 35 \text{ pF}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$				145	ns	
		C _L = 35 pr	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				151		
						63	78		
OFF	Enable turn-off time	$V_S = \pm 10 \text{ V}, R_L = 300 \Omega,$ $C_1 = 35 \text{ pF}$	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$				89	ns	
		O[= 30 pi	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				97		
						97	143		
t	Transition time	$V_S = 10 \text{ V}, R_L = 300 \Omega,$ $C_1 = 35 \text{ pF},$	$T_A = -40$ °C to +85°C				151	ns	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				157		
ВВМ	Break-before-make time delay	$V_S = 10 \text{ V}, R_L = 300 \Omega, C_S$	_L = 35 pF, T _A = -40°C to +125°C	С	30	54		ns	
				TSSOP package		0.31		pC	
_	Ob a mana dia da antida a	0 4-5 0 00	V _S = 0 V	SOIC package		0.67			
\mathfrak{I}^{J}	Charge injection	$C_L = 1 \text{ nF}, R_S = 0 \Omega$	V _S = -15 V to +15 V	TSSOP package		±0.9			
				SOIC package		±1.1			
			Nonadjacent channel to D, DA, DB	TSSOP package		-98		dB	
	Off-isolation	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,		SOIC package		-94			
	On-isolation	f = 1 MHz	Adjacent channel to D, DA, DB	TSSOP package		-94		uБ	
				SOIC package		-88			
			Nonadjacent channels = 50Ω , $V_S = 1 V_{RMS}$,	TSSOP package		-100		dB	
	Channel-to-channel	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,		SOIC package		-96			
	crosstalk	f = 1 MHz	Adjacent channels	TSSOP package		-88			
			Aujacent channels	SOIC package		-83			
S(OFF)	Input off-capacitance	$f = 1 MHz, V_S = 0 V$				2.1	3	pF	
C _{D(OFF)}	Output off-	f = 1 MHz, V _S = 0 V	MUX36S16			11.1	12.2	pF	
PD(OFF)	capacitance	1 - 1 101112, 15 - 0 1	MUX36D08			6.4	7.5	P'	
S _(ON) ,	Output on-	f = 1 MHz, V _S = 0 V	MUX36S16			13.5	15	pF	
C _{D(ON)}	capacitance	1 - 1 101112, 15 - 0 1	MUX36D08			8.7	10.2	P'	
OWER	SUPPLY	ı	1						
		All $V_A = 0 \text{ V or } 3.3 \text{ V},$				45	59		
	V _{DD} supply current	$V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V},$	$T_A = -40$ °C to +85°C				62	μA	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				85		
		All $V_A = 0 \text{ V or } 3.3 \text{ V},$				26	34		
	V _{SS} supply current	$V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V},$	$T_A = -40$ °C to +85°C				37	μA	
			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$				58		

⁽²⁾ Specified by design; not subject to production testing.

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



6.6 Electrical Characteristics: Single Supply

at $T_A = 25$ °C, $V_{DD} = 12$ V, and $V_{SS} = 0$ V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALO	G SWITCH	-		-			
	Analog signal range	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		V_{SS}		V_{DD}	V
					235	340	
R _{ON}	On-resistance	$V_S = 10 \text{ V}, I_S = -1 \text{ mA}$	$T_A = -40$ °C to +85°C			390	Ω 00
			$T_A = -40$ °C to +125°C			430	
					7	20	
ΔR_{ON}	On-resistance match	$V_S = 10 \text{ V}, I_S = -1 \text{ mA}$	$T_A = -40$ °C to +85°C			35	Ω
			$T_A = -40$ °C to +125°C			40	
	On-resistance drift	V _S = 10 V			1.07		Ω/°C
	Input leakage current	Switch state is off, $V_S = 1 \text{ V}$ and $V_D = 10 \text{ V}$, or $V_S = 10 \text{ V}$ and $V_D = 1 \text{ V}^{(1)}$		-0.04	0.001	0.04	nA
I _{S(OFF)}			$T_A = -40$ °C to +85°C	-0.15		0.15	
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-1.2		1.2	
	Output off leakage current	Switch state is off, $V_S = 1 \text{ V}$ and $V_D = 10 \text{ V}$, or $V_S = 10 \text{ V}$ and $V_D = 1 \text{ V}^{(1)}$		-0.15	0.01	0.15	nA
I _{D(OFF)}			$T_A = -40$ °C to +85°C	-0.75		0.75	
			$T_A = -40$ °C to +125°C	-2.4		2.4	
		Switch state is on,		-0.15	0.01	0.15	
I _{D(ON)}	Output on leakage current	$V_D = 1 \text{ V}$ and 10 V , $V_S =$	$T_A = -40$ °C to +85°C	-0.75		0.75	nA
	Current	floating	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-2.5		2.5	
		Switch state is on,		-15	3	15	
I _{DL(ON)}	Differential on- leakage current	$V_{DA} = V_{DB} = 1 \text{ V and } 10$	$T_A = -40$ °C to +85°C	-100		100	pA
	leakage current	$V, V_S = floating$	$T_A = -40$ °C to +125°C	-500		500	
LOGIC I	INPUT	•		'		'	
V _{IH}	Logic voltage high			2.0			V
V _{IL}	Logic voltage low					0.8	V
I _D	Input current					0.1	μA

⁽¹⁾ When V_S is 1 V, V_D is 10 V, and vice versa.



Electrical Characteristics: Single Supply (continued)

at $T_A = 25$ °C, $V_{DD} = 12$ V, and $V_{SS} = 0$ V (unless otherwise noted)


	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SWITCH	DYNAMIC CHARACTE	RISTICS ⁽²⁾						
					90	145		
t _{ON}	Enable turn-on time	$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_1 = 35 \text{ pF}$	$T_A = -40$ °C to +85°C				145	ns
		C _L = 35 pr	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				149	
						66	84	
t _{OFF}	Enable turn-off time	$V_S = 8 \text{ V}, R_L = 300 \Omega, C_L = 35 \text{ pF}$	$T_A = -40$ °C to +85°C				94	ns
		O[= 30 pi	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				102	
		$V_S = 8 \text{ V}, C_L = 35 \text{ pF}$				107	147	
t _t	Transition time	$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF},$	$T_A = -40$ °C to +85°C				153	ns
		$V_S = 8 \text{ V}, R_L = 300 \Omega,$ $C_L = 35 \text{ pF},$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				155	
t _{BBM}	Break-before-make time delay	$V_{S} = 8 \text{ V}, R_{L} = 300 \Omega, C_{L} = 100 \Omega$	= 35 pF, T _A = -40°C to +125°C		30	54		ns
	Charge injection	C_L = 1 nF, R_S = 0 Ω	V 6.V	TSSOP package		0.12		
0			V _S = 6 V	SOIC package		0.38		рС
QJ			V _S = 0 V to 12 V	TSSOP		±0.17		
				SOIC package		±0.48		
	Off-isolation	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$, $f = 1 MHz$	Nonadjacent channel to D, DA, DB Adjacent channel to D, DA, DB	TSSOP package		-97		
				SOIC package		-94		dB
				TSSOP package		-94		uБ
				SOIC package		-88		
			Nonadjacent channels	TSSOP package		-100		
	Channel-to-channel	$R_L = 50 \Omega$, $V_S = 1 V_{RMS}$,	Nonaujacent channels	SOIC package		-99		dB
	crosstalk	f = 1 MHz	Adjacent channels	TSSOP		-88		uБ
			SOIC package			-83		
C _{S(OFF)}	Input off-capacitance	$f = 1 \text{ MHz}, V_S = 6 \text{ V}$				2.4	3.4	pF
C	Output off-	f = 1 MHz, V _S = 6 V	MUX36S16		14	15.4	pF	
C _{D(OFF)}	capacitance	1 - 1 Wil 12, V _S - 0 V	MUX36D08			7.8	9.1	ы
C _{S(ON)} ,	Output on-	f = 1 MHz, V _S = 6 V	MUX36S16			16.2	18	pF
$C_{D(ON)}$	capacitance	1 = 1 Wil 12, Vg = 0 V	MUX36D08			9.9	11.6	Pi
POWER	SUPPLY							
		All V = 0 V == 2 2 V				41	59	
	V _{DD} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V}$	$T_A = -40$ °C to +85°C			62	μΑ	
		·	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				83	
		All V = 0 V == 2 2 V				22	34	
	V _{SS} supply current	All $V_A = 0 \text{ V or } 3.3 \text{ V},$ $V_S = 0 \text{ V}, V_{EN} = 3.3 \text{ V}$	$T_A = -40$ °C to +85°C				37	μΑ
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$T_A = -40$ °C to +125°C				

⁽²⁾ Specified by design, not subject to production test.



6.7 Typical Characteristics

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)



TEXAS INSTRUMENTS

Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)




Figure 7. On-Resistance vs Source or Drain Voltage




Figure 8. On-Resistance vs Source or Drain Voltage

 $V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}$





Figure 9. Leakage Current vs Temperature



 $V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$

Figure 10. Leakage Current vs Temperature





Figure 11. Charge Injection vs Source Voltage




·

Figure 12. Charge Injection vs Source Voltage



Typical Characteristics (continued)


at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)



TEXAS INSTRUMENTS


Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)




MUX36S16, $V_{DD} = 15 \text{ V}$, $V_{SS} = -15 \text{ V}$

. 25



MUX36D08, $V_{DD} = 15 \text{ V}, V_{SS} = -15 \text{ V}$


Figure 20. Capacitance vs Source Voltage



MUX36S16, $V_{DD} = 30 \text{ V}, V_{SS} = 0 \text{ V}$

30 24 $C_{S(OFF)}$ Capacitance (pF) 18 $C_{D(ON)}$ $C_{D(OFF)}$ 12 0 6 12 18 24 30 Source or Drain Voltage (V) D018

MUX36D08, $V_{DD} = 30 \text{ V}, V_{SS} = 0 \text{ V}$







Figure 23. Capacitance vs Source Voltage

Figure 22. Capacitance vs Source Voltage




MUX36D08, $V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$

Figure 24. Capacitance vs Source Voltage



Typical Characteristics (continued)

at $T_A = 25$ °C, $V_{DD} = 15$ V, and $V_{SS} = -15$ V (unless otherwise noted)





7 Parameter Measurement Information

7.1 Truth Tables

Table 1. MUX36S16

EN	A3	A2	A1	A0	ON-CHANNEL
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	0	0	Channel 1
1	0	0	0	1	Channel 2
1	0	0	1	0	Channel 3
1	0	0	1	1	Channel 4
1	0	1	0	0	Channel 5
1	0	1	0	1	Channel 6
1	0	1	1	0	Channel 7
1	0	1	1	1	Channel 8
1	1	0	0	0	Channel 9
1	1	0	0	1	Channel 10
1	1	0	1	0	Channel 11
1	1	0	1	1	Channel 12
1	1	1	0	0	Channel 13
1	1	1	0	1	Channel 14
1	1	1	1	0	Channel 15
1	1	1	1	1	Channel 16

⁽¹⁾ X denotes don't care..

Table 2. MUX36D08

EN	A2	A1	A0	ON-CHANNEL
0	X ⁽¹⁾	X ⁽¹⁾	X ⁽¹⁾	All channels are off
1	0	0	0	Channels 1A and 1B
1	0	0	1	Channels 2A and 2B
1	0	1	0	Channels 3A and 3B
1	0	1	1	Channels 4A and 4B
1	1	0	0	Channels 5A and 5B
1	1	0	1	Channels 6A and 6B
1	1	1	0	Channels 7A and 7B
1	1	1	1	Channels 8A and 8B

⁽¹⁾ X denotes don't care.



7.2 On-Resistance

The on-resistance of the MUX36xxx is the ohmic resistance across the source (Sx, SxA, or SxB) and drain (D, DA, or DB) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 26. Voltage (V) and current (I_{CH}) are measured using this setup, and R_{ON} is computed as shown in Equation 1:

$$R_{ON} = V / I_{CH}$$
 (1)




Figure 26. On-Resistance Measurement Setup

7.3 Off Leakage

There are two types of leakage currents associated with a switch during the OFF state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 27




Figure 27. Off-Leakage Measurement Setup



7.4 On-Leakage Current

On-leakage current is defined as the leakage current that flows into or out of the drain pin when the switch is in the ON state. The source pin is left floating during the measurement. Figure 28 shows the circuit used for measuring the on-leakage current, denoted by $I_{D(ON)}$.




Figure 28. On-Leakage Measurement Setup

7.5 Differential On-Leakage Current

In case of a differential signal, the on-leakage current is defined as the differential leakage current that flows into, or out of, the drain pins when the switches are in the ON state. The source pins are left floating during the measurement. Figure 29 shows the circuit used for measuring the on-leakage current on each signal path, denoted by $I_{DA(ON)}$ and $I_{DB(ON)}$. The absolute difference between these two currents is defined as the differential on-leakage current, denoted by $I_{DL(ON)}$.




Figure 29. Differential On-Leakage Measurement Setup



7.6 Transition Time

Transition time is defined as the time taken by the output of the MUX36xxx to rise or fall to 90% of the transition after the digital address signal has fallen or risen to 50% of the transition. Figure 30 shows the setup used to measure transition time, denoted by the symbol $t_{\rm l}$.




Figure 30. Transition-Time Measurement Setup

7.7 Break-Before-Make Delay

Break-before-make delay is a safety feature that prevents two inputs from connecting when the MUX36xxx is switching. The MUX36xxx output first breaks from the ON-state switch before making the connection with the next ON-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 31 shows the setup used to measure break-before-make delay, denoted by the symbol t_{BBM}.




Figure 31. Break-Before-Make Delay Measurement Setup



7.8 Turn-On and Turn-Off Time

Turn-on time is defined as the time taken by the output of the MUX36xxx to rise to 90% final value after the enable signal has risen to 50% final value. Figure 32 shows the setup used to measure turn-on time. Turn-on time is denoted by the symbol t_{ON} .

Turn off time is defined as the time taken by the output of the MUX36xxx to fall to 10% initial value after the enable signal has fallen to 50% initial value. Figure 32 shows the setup used to measure turn-off time. Turn-off time is denoted by the symbol t_{OFF} .




Figure 32. Turn-On and Turn-Off Time Measurement Setup



7.9 Charge Injection

The MUX36xxx have a simple transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_{INJ} . Figure 33 shows the setup used to measure charge injection.




Figure 33. Charge-Injection Measurement Setup



7.10 Off Isolation

Off isolation is defined as the voltage at the drain pin (D, DA, or DB) of the MUX36xxx when a $1-V_{RMS}$ signal is applied to the source pin (Sx, SxA, or SxB) of an off-channel. Figure 34 shows the setup used to measure off isolation. Use Equation 2 to compute off isolation.




Figure 34. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_{S}}\right)$$
 (2)

7.11 Channel-to-Channel Crosstalk

Channel-to-channel crosstalk is defined as the voltage at the source pin (Sx, SxA, or SxB) of an off-channel, when a 1-V_{RMS} signal is applied at the source pin of an on-channel. Figure 35 shows the setup used to measure channel-to-channel crosstalk. Use Equation 3 to compute, channel-to-channel crosstalk.




Figure 35. Channel-to-Channel Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = $20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$ (3)



7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin of an on-channel, and the output measured at the drain pin of the MUX36xxx. Figure 36 shows the setup used to measure bandwidth of the mux. Use Equation 4 to compute the attenuation.




Figure 36. Bandwidth Measurement Setup

Attenuation =
$$20 \cdot \text{Log}\left(\frac{V_2}{V_1}\right)$$
 (4)

7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output. The on-resistance of the MUX36xxx varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD+N. Figure 37 shows the setup used to measure THD+N of the MUX36xxx.




Figure 37. THD+N Measurement Setup





8 Detailed Description

8.1 Overview

The MUX36xxx are a family of analog multiplexers. The *Functional Block Diagram* section provides a top-level block diagram of both the MUX36S16 and MUX36D08. The MUX36S16 is a 16-channel, single-ended, analog mux. The MUX36D08 is an 8-channel, differential or dual 8:1, single-ended, analog mux. Each channel is turned on or turned off based on the state of the address lines and enable pin.

8.2 Functional Block Diagram





Copyright © 2016, Texas Instruments Incorporated



8.3 Feature Description

8.3.1 Ultralow Leakage Current

The MUX36xxx provide extremely low on- and off-leakage currents. The MUX36xxx are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 38 shows typical leakage currents of the MUX36xxx versus temperature.





Figure 38. Leakage Current vs Temperature

8.3.2 Ultralow Charge Injection

The MUX36xxx have a simple transmission gate topology, as shown in Figure 39. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.



Copyright © 2017, Texas Instruments Incorporated

Figure 39. Transmission Gate Topology



Feature Description (continued)

The MUX36xxx have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to as low as 0.31 pC at $V_S = 0$ V, and ± 0.9 pC in the full signal range, as shown in Figure 40.




Figure 40. Source-to-Drain Charge Injection

The drain-to-source charge injection becomes important when the device is used as a demultiplexer (demux), where D becomes the input and Sx becomes the output. Figure 41 shows the drain-to-source charge injection across the full signal range.




Figure 41. Drain-to-Source Charge Injection



Feature Description (continued)

8.3.3 Bidirectional Operation

The MUX36xxx are operable as both a mux and demux. The source (Sx, SxA, SxB) and drain (D, DA, DB) pins of the MUX36xxx are used either as input or output. Each MUX36xxx channel has very similar characteristics in both directions.

8.3.4 Rail-to-Rail Operation

The valid analog signal for the MUX36xxx ranges from V_{SS} to V_{DD} . The input signal to the MUX36xxx swings from V_{SS} to V_{DD} without any significant degradation in performance. The on-resistance of the MUX36xxx varies with input signal, as shown in Figure 42




Figure 42. On-resistance vs Source or Drain Voltage

8.4 Device Functional Modes

When the EN pin of the MUX36xxx is pulled high, one of the switches is closed based on the state of the address lines. When the EN pin is pulled low, all the switches are in an open state irrespective of the state of the address lines. The EN pin can be connected to V_{DD} (as high as 36 V).



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The MUX36xxx family offers outstanding input/output leakage currents and ultra-low charge injection. These devices operate up to 36 V, and offer true rail-to-rail input and output. The on-capacitance of the MUX36xxx is very low. These features makes the MUX36xxx a family of precision, robust, high-performance analog multiplexer for high-voltage, industrial applications.

9.2 Typical Application

Figure 43 shows a 16-bit, differential, 8-channel, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR) analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front end, and a 4-channel differential mux. This TI Precision Design details the process for optimizing the precision, high-voltage, front-end drive circuit using the MUX36D08, OPA192 and OPA140 to achieve excellent dynamic performance and linearity with the ADS8864.




Figure 43. 16-Bit Precision Multiplexed Data-Acquisition System for High-Voltage Inputs With Lowest Distortion

9.2.1 Design Requirements

The primary objective is to design a ±20 V, differential, 8-channel, multiplexed, data-acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure, sine-wave input. The design requirements for this block design are:

- System supply voltage: ±15 V
- ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 20 V and frequency (f_{IN}) of 10 kHz are applied to each differential input of the mux.



Typical Application (continued)

9.2.2 Detailed Design Procedure

The purpose of this precision design is to design an optimal, high-voltage, multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is illustrated in Figure 43. The circuit is a multichannel, data-acquisition signal chain consisting of an input low-pass filter, mux, mux output buffer, attenuating SAR ADC driver, and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel. Detailed design considerations and component selection procedure can be found in the TI Precision Design TIPD151, 16-Bit, 400-kSPS, 4-Channel Multiplexed Data-Acquisition System for High-Voltage Inputs with Lowest Distortion.

9.2.3 Application Curve




Figure 44. ADC 16-Bit Linearity Error for the Multiplexed Data-Acquisition Block



10 Power Supply Recommendations

The MUX36xxx operates across a wide supply range of ± 5 V to ± 18 V (10 V to 36 V in single-supply mode). The devices also perform well with unsymmetric supplies such as V_{DD} = 12 V and V_{SS} = -5 V. For reliable operation, use a supply decoupling capacitor ranging between 0.1 μ F to 10 μ F at both the VDD and VSS pins to ground.

The on-resistance of the MUX36xxx varies with supply voltage, as illustrated in Figure 45




Figure 45. On-Resistance Variation With Supply and Input Voltage



11 Layout

11.1 Layout Guidelines

Figure 46 illustrates an example of a PCB layout with the MUX36S16IPW, and Figure 47 illustrates an example of a PCB layout with MUX36D08IPW.

Some key considerations are:

- 1. Decouple the VDD and VSS pins with a $0.1-\mu F$ capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} and V_{SS} supplies.
- 2. Keep the input lines as short as possible. In case of the differential signal, make sure the A inputs and B inputs are as symmetric as possible.
- 3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.
- 4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

11.2 Layout Example




Figure 46. MUX36S16IPW Layout Example

Copyright © 2016–2017, Texas Instruments Incorporated



Layout Example (continued)




Figure 47. MUX36D08IPW Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- ADS8864 16-Bit, 400-kSPS, Serial Interface, microPower, Miniature, Single-Ended Input, SAR Analog-to-Digital Converter (SBAS572)
- OPAx192 36-V, Precision, Rail-to-Rail Input/Output, Low Offset Voltage, Low Input Bias Current Op Amp with e-trim (SBOS620)
- OPAx140 High-Precision, Low-Noise, Rail-to-Rail Output, 11-MHz JFET Op Amp (SBOS498)

12.2 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MUX36S16	Click here	Click here	Click here	Click here	Click here
MUX36D08	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





14-Nov-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MUX36D08IDWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36D08D	Samples
MUX36D08IPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36D080A	Samples
MUX36D08IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36D080A	Samples
MUX36S16IDWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36S16DA	Samples
MUX36S16IPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36S160A	Samples
MUX36S16IPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	MUX36S160A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

14-Nov-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Nov-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MUX36D08IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MUX36D08IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MUX36S16IDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MUX36S16IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 3-Nov-2017




*All dimensions are nominal

7 III GITTIOTOTOTO GIO TIOTITIGI							
Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MUX36D08IDWR	SOIC	DW	28	1000	367.0	367.0	55.0
MUX36D08IPWR	TSSOP	PW	28	2000	367.0	367.0	38.0
MUX36S16IDWR	SOIC	DW	28	1000	367.0	367.0	55.0
MUX36S16IPWR	TSSOP	PW	28	2000	367.0	367.0	38.0

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AE.



DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.