LMH6502 Wideband, Low Power, Linear-in-dB Variable Gain Amplifier



Literature Number: SNOSA65C

100MHz

70dB

±0.6dB

27mA

±75mA

±3.2V

-53dBc

1800V/µs



LMH6502 Wideband, Low Power, Linear-in-dB Variable Gain Amplifier **General Description**

The LMH[™]6502 is a wideband DC coupled differential input voltage controlled gain stage followed by a high-speed current feedback Op Amp which can directly drive a low impedance load. Gain adjustment range is more than 70dB for up to 10MHz.

Maximum gain is set by external components and the gain can be reduced all the way to cut-off. Power consumption is 300mW with a speed of 130MHz. Output referred DC offset voltage is less than 350mV over the entire gain control voltage range. Device-to-device Gain matching is within \pm 0.6dB at maximum gain. Furthermore, gain at any V_G is tested and the tolerance is guaranteed. The output current feedback Op Amp allows high frequency large signals (Slew Rate = 1800V/µs) and can also drive heavy load current (75mA). Differential inputs allow common mode rejection in low level amplification or in applications where signals are carried over relatively long wires. For single ended operation, the unused input can easily be tied to ground (or to a virtual half-supply in single supply application). Inverting or non-inverting gains could be obtained by choosing one input polarity or the other.

To provide ease of use when working with a single supply, VG range is set to be from 0V to +2V relative to pin 11 potential (ground pin). In single supply operation, this ground pin is tied to a "virtual" half supply.

LMH6502 gain control is linear in dB for a large portion of the total gain control range. This makes the device suitable for AGC circuits among other applications. For linear gain control applications, see the LMH6503 datasheet. The LMH6502 is available in the SOIC-14 and TSSOP-14 package.

Features

 $V_{S} = \pm 5V, T_{A} = 25^{\circ}C, R_{F} = 1k\Omega, R_{G} = 174\Omega, R_{L} = 100\Omega, A_{V}$ = A_{V(MAX)} = 10 Typical values unless specified. -3dB BW 130MHz

Gain control BW

- Adjustment range (typical over temp)
- Gain matching (limit)
 - Slew rate
- Supply current (no load)
- Linear output current
- Output voltage ($R_1 = 100\Omega$)
- Input voltage noise
- 7.7nV/ √Hz 2.4pA/ √Hz Input current noise
- THD (20MHz, $R_1 = 100\Omega$, $V_0 = 2V_{PP}$)
- Replacement for CLC520

Applications

- Variable attenuator
- AGC
- Voltage controller filter
- Video imaging processing



 $V_{G}(V)$

20067706

LMH[™] is a trademark of National Semiconductor Corporation

Typical Application



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 4):	
Human Body	2KV
Machine Model	200V
Input Current	±10mA
V _{IN} Differential	$\pm (V^+ - V^-)$
Output Current	120mA (Note 3)
Supply Voltages (V ⁺ - V ⁻)	12.6V
Voltage at Input/ Output pins	V ⁺ +0.8V,V ⁻ - 0.8V
Storage Temperature Range	–65°C to +150°C

Junction Temperature	+150°C
Soldering Information:	
Infrared or Convection (20 sec)	235°C
Wave Soldering (10 sec)	260°C

Operating Ratings (Note 1)

Supply Voltages (V ⁺ - V ⁻)		5V to 12V
Temperature Range		–40°C to +85°C
Thermal Resistance:	(θ_{JC})	(θ_{JA})
14-Pin SOIC	45°C/W	138°C/W
14-Pin TSSOP	51°C/W	160°C/W

Electrical Characteristics(Note 2)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V_S = \pm 5V$, $A_{V(MAX)} = 10$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, $V_{IN_DIFF} = \pm 0.1V$, $R_L = 100\Omega$, $V_G = +2V$. **Boldface** limits apply at the temperature extremes.

			Min	Тур	Max	
Symbol	Parameter	Conditions	(Note 6)	(Note 6)	(Note 6)	Units
Frequency D	Frequency Domain Response					
BW -:	-3dB Bandwidth	$V_{OUT} < 0.5_{PP}$		130		
		$V_{OUT} < 0.5_{PP}, A_{V(MAX)} = 100$		50		
GF C	Gain Flatness	$V_{OUT} < 0.5 V_{PP}$		30		MHz
		$0.6V \le V_G \le 2V, \pm 0.3dB$				
Att Range F	Flat Band (Relative to Max Gain)	±0.2dB, f < 30MHz		16		dD
A	Attenuation Range (Note 14)	±0.1dB, f < 30MHz		7.5		
BW C	Gain control Bandwidth	V _G = 1V (Note 13)		100		MHz
Control						
PL L	Linear Phase Deviation	DC to 60MHz		1.5		deg
G Delay	Group Delay	DC to 130MHz		2.5		ns
CT (dB) F	Feed-through	V _G = 0V, 30MHz (Output		-47		dB
		Referred)				
GR G	Gain Adjustment Range	f < 10MHz		72		dD
		f < 30MHz		67		
Time Domain	in Response					
t _r , t _f F	Rise and Fall Time	0.5V Step		2.2		ns
OS % C	Overshoot	0.5V Step		10		%
SR S	Slew Rate	4V Step		1800		V/µs
Δ G Rate C	Gain Change Rate	V _{IN} = 0.3V, 10%-90% of Final		4.8		dB/ns
		Output				
Distortion &	Noise Performance					
HD2 2	2 nd Harmonic Distortion	2V _{PP} , 20MHz		-55		dBc
HD3 3	3 rd Harmonic Distortion	2V _{PP} , 20MHz		-57		dBc
THD T	Total Harmonic Distortion	2V _{PP} , 20MHz		-53		dBc
En tot T	Total Equivalent Input Noise	1MHz to 150MHz		7.7		nV/√Hz
I _N II	Input Noise Current	1MHz to 150MHz		2.4		pA/√Hz
DG C	Differential Gain	f = 4.43MHz, R _L = 150Ω,		0.34		%
		Neg. Sync				
DP C	Differential Phase	$f = 4.43MHz, R_L = 150\Omega,$		0.10		deg
		Neg. Sync				

Electrical	Characteristics(Note 2)	(Continued)
-------------------	-------------------------	-------------

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$, $V_S = \pm 5V$, $A_{V(MAX)} = 10$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, $V_{IN_DIFF} = \pm 0.1V$, $R_L = 100\Omega$, $V_G = +2V$. **Boldface** limits apply at the temperature extremes.

			Min	Тур	Max	
Symbol	Parameter	Conditions	(Note 6)	(Note 6)	(Note 6)	Units
DC & Misc	cellaneous Performance					
GACCU	Gain Accuracy (See Application	V _G = 2.0V		0.0	+0.6	dB
	Note)	$1V < V_G < 2V$		+0.6/-0.3	+3.1/-3.6	
G Match	Gain Matching (See Application	V _G = 2.0V		-	±0.6	dB
	Note)	1 < V _G < 2V		_	+2.8/-3.9	
K	Gain Multiplier		1.61	1.72	1.84	V/V
	(See Application Notes)		1.58		1.91	
V _{CM}	Input Voltage Range	Pin 3 & 6 Common Mode,	±2.0	±2.2		V
<u> </u>	Differential langest Maltana	CMRRI > 55dB (Note 9)	±1.70	10.00		
V _{IN_DIFF}	Differential input voltage	Between pins 3 & 6	±0.3	±0.39		V
	B Current	Pipe 4 & 5	+1 70	+2.22		mΑ
' RG_MAX	Ing Ourient		±1.56	<u> </u>		
DIAG	Bias Current	Pins 3 & 6(Note 7)		9	18	
BIAS				_	20	
		Pins 3 & 6 (Note 7),		2.5	5	μΑ
		$V_{\rm S} = \pm 2.5 V$			6	
TC I _{BIAS}	Bias Current Drift	Pin 3 & 6(Note 8)		100		nA/°C
I _{OFF}	Offset Current	Pin 3 & 6		0.01	2.0	
					3.6	μΑ
TC I_{OFF}	Offset Current Drift	(Note 8)		5		nA/°C
R _{IN}	Input Resistance	Pin 3 & 6		750		kΩ
CIN	Input Capacitance	Pin 3 & 6		5		pF
l _{VG}	V _G Bias Current	Pin 2, $V_G = 0V(Note 7)$		-300		μA
TC I _{VG}	V _G Bias Drift	Pin 2(Note 8)		20		nA/°C
R _{vg}	V _G Input Resistance	Pin 2		10		kΩ
C _{VG}	V _G Input Capacitance	Pin 2		1.3		pF
V _{OUT}	Output Voltage Range	$R_L = 100\Omega$	±3.00 ±2.95	±3.20		Ň
		R _L = Open	±3.95	±4.00		v
			±3.82			
R _{OUT}	Output Impedance	DC		0.1		Ω
I _{OUT}	Output Current	$V_{OUT} = \pm 4V$ from Rails	±80 ±75	±90		mA
V _O	Output Offset Voltage	$0V < V_G < 2V$		±80	±300 ± 380	mV
+PSRR	+Power Supply Rejection Ratio	Input Referred, 1V change,		-69	-47	dB
	(Note 10)	$V_{G} = 2.2V$			-45	-
-PSRR	-Power Supply Rejection Ratio	Input Referred, 1V change,		-58	-41	-10
	(Note 10)	$V_{G} = 2.2V$			-40	aв
CMRR	Common Mode Rejection Ratio (Note 9)	Input Referred, $V_G = 2V$ -1.8V < $V_{CM} < 1.8V$		-72		dB
l _s	Supply Current	No Load		27	38	
2					41	
		$V_{S} = \pm 2.5 V, R_{L} = Open$		9.3	16	MA
					19	

Electrical Characteristics(Note 2) (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.

Note 2: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. **Note 3:** The maximum output current (I_{OUT}) is determined by device power dissipation limitations or value specified, whichever is lower.

- Note 3: The maximum output current (I_{OUT}) is determined by device power dissipation limitations of value specified, whicheve
- Note 4: Human body model: $1.5k\Omega$ in series with 100pF. Machine model: 0Ω in series with 200pF.
- Note 5: Slew Rate is the average of the rising and falling rates.
- Note 6: Typical values represent the most likely parametric norm. Bold numbers refer to over temperature limits.
- **Note 7:** Positive current corresponds to current flowing in the device.
- Note 8: Drift determined by dividing the change in parameter distribution average at temperature extremes by the total temperature change.
- Note 9: CMRR definition: [| $\Delta V_{OUT}/\Delta V_{CM}$ | / A_V] with 0.1V differential input voltage.
- Note 10: +PSRR definition: $[|\Delta V_{OUT}/\Delta V^+| / A_V]$, -PSRR definition: $[|\Delta V_{OUT}/\Delta V^-| / A_V]$ with 0.1V differential input voltage.
- Note 11: Gain/Phase normalized to low frequency value at 25°C.
- Note 12: Gain/Phase normalized to low frequency value at each $\mathsf{A}_{\mathsf{V}}.$
- Note 13: Gain Control Frequency Response Schematic:



Note 14: Flat Band Attenuation (Relative to Max Gain) Range Definition: Specified as the attenuation range from maximum which allows gain flatness specified (either $\pm 0.2dB$ or $\pm 0.1dB$) relative to A_{VMAX} gain. For example, for f < 30MHz, here are the Flat Band Attenuation ranges: $\pm 0.2dB$ 20dB down to 4dB = 16dB range

 ± 0.1 dB 20dB down to 12.5 dB = 7.5dB range

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
14-pin SOIC	LMH6502MA	LMH6502MA 55 Units/Rail		M14A	
	LMH6502MAX	2.5k Units Tape and Reel			
	LMH6502MT		94 Units/Rail	MTC14	
14-FIII 1550P	LMH6502MTX		2.5k Units Tape and Reel		

www.national.com





Typical Performance Characteristics Unless otherwise specified: $V_S = \pm 5V$, 25°C, $V_G = V_{GMAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50 Ω , $R_L = 100\Omega$, Typical values, results referred to device output. (Continued)

Large Signal Frequency Response for Various A_{VMAX}



Frequency Response for Various V_G (A_{VMAX}= 100) (Large Signal)





Frequency Response for Various V_G (A_{VMAX}= 100) (Small Signal)



20067729



Input Bias Current vs. Vs







Typical Performance Characteristics Unless otherwise specified: $V_s = \pm 5V$, 25°C, $V_G = V_{GMAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50 Ω , $R_L = 100\Omega$, Typical values, results referred to device output. (Continued)



Output Offset Voltage vs. V_{CM} (Typical Unit #2)





Output Offset Voltage vs. V_{CM} (Typical Unit #1)



Output Offset Voltage vs. V_{CM} (Typical Unit #3)







Typical Performance Characteristics Unless otherwise specified: V_S = ±5V, 25°C, V_G = V_{GMAX}, V_{CM} = 0V, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50 Ω , $R_L = 100\Omega$, Typical values, results referred to device output. (Continued)



Output Offset Voltage vs. V_G (Typical Unit #2)

-0.4

0.1

 $V_{G}(V)$

0.6

1.1

20067713

-30

-40

-50

-60

-70

-80

-1.4

-0.9





Output Offset Voltage vs. V_G (Typical Unit #1)







Typical Performance Characteristics Unless otherwise specified: $V_S = \pm 5V$, 25°C, $V_G = V_{GMAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50 Ω , $R_L = 100\Omega$, Typical values, results referred to device output. (Continued)







Noise vs. Frequency ($A_{VMAX} = 10$)



Output Offset Voltage vs. ±V_S for various V_G (Typical Unit# 2)



Noise vs. Frequency $(A_{VMAX} = 2)$



Noise vs. Frequency ($A_{VMAX} = 100$)









Typical Performance Characteristics Unless otherwise specified: $V_S = \pm 5V$, 25°C, $V_G = V_{GMAX}$, $V_{CM} = 0V$, $R_F = 1k\Omega$, $R_G = 174\Omega$, both inputs terminated in 50 Ω , $R_L = 100\Omega$, Typical values, results referred to device output. (Continued)



t (10ns/DIV)

Application Information

THEORY OF OPERATION

A simplified schematic is shown in *Figure 1*. +V_{IN} and -V_{IN} are buffered with closed loop voltage followers inducing a signal current in Rg proportional to $(+V_{IN}) - (-V_{IN})$, the differential input voltage. This current controls a current source which supplies two well-matched transistor, Q1 and Q2.

The current flowing through Q2 is converted to the final output voltage using R_F and the output amplifier, U1. By changing the fraction of the signal current "I" which flows through Q2, the gain is changed. This is done by changing the voltage applied differentially to the bases of Q1 and Q2. For example, with V_G = 0V, Q1 conducts heavily and Q2 is off. With none of "I" flowing through R_F, the LMH6502's input to output gain is strongly attenuated. With V_G = +2V, Q1 is off and the entire signal current flows through Q2 to R_F producing maximum gain. With V_G set to 1V, the bases of Q1 and Q2 have the same collector currents - equal to one half of the signal current "I", thus the gain is approximately one half the maximum gain.



FIGURE 1. LMH6502 Block Diagram

CHOOSING R_F & R_G

20067765

Maximum input amplitude and maximum gain are the two key specifications that determine component values in a LMH6502 application.

The output stage op amp is a current-feedback type amplifier optimized for $R_F = 1k\Omega$. R_G can then be computed as:

$$R_{G} = \frac{R_{F} \times 1.72}{A_{VMAX}} - 3\Omega \text{ WITH } R_{F} = 1K\Omega$$
(1)

To determine whether the maximum input amplitude will overdrive the LMH6502, compute:

$$V_{\text{DMAX}} = (R_{\text{G}} + 3.0\Omega) \times 1.70 \text{mA}$$
 (2)

the maximum differential input voltage for linear operation. If the maximum input amplitude exceeds the above V_{DMAX} limit, then LMH6502 should either be moved to a location in the signal chain where input amplitudes are reduced, or the LMH6502 gain A_{VMAX} should be reduced or the values for R_{G} and R_{F} should be increased. The overall system performance impact is different based on the choice made. If the input amplitude is reduced, re-compute the impact on signal-to-noise ratio. If A_{VMAX} is reduced, post LMH6502 amplifier gain, should be increased, or another gain stage added to make up for reduced system gain. To increase R_{G} and R_{F} , compute the lowest acceptable value for R_{G} :

$$R_{\rm G} > 590 \text{ x } V_{\rm DMAX} - 3\Omega$$
 (3)

Operating with ${\rm R}_{\rm G}$ larger than this value insures linear operation of the input buffers.

 R_F may be computed from selected R_G and A_{VMAX} : R_F should be > = 1k Ω for overall best performance, however R_F < 1k Ω can be implemented if necessary using a loop gain reducing resistor to ground on the inverting summing node of the output amplifier (see application note QA-13 for details).

ADJUSTING OFFSET

Offset can be broken into two parts; an input-referred term and an output-referred term. The input-referred offset shows up as a variation in output voltage as V_G is changed. This can be trimmed using the circuit in *Figure 2* by placing a low frequency square wave ($V_{LOW} = 0V$, $V_{HIGH} = 2V$ into V_G with

(5)

Application Information (Continued)

 $V_{\rm IN}$ = 0V, the input referred $V_{\rm OS}$ term shows up as a small square wave riding a DC value. Adjust R_{10} to null the $V_{\rm OS}$ square wave term to zero. After adjusting the input-referred offset, adjust R_{14} (with $V_{\rm IN}$ = 0, $V_{\rm G}$ = 0) until $V_{\rm OUT}$ is zero. Finally, for inverting applications $V_{\rm IN}$ may be applied to pin 6 and the offset adjustment to pin 3. These steps will minimize the output offset voltage. However, since the offset term itself varies with the gain setting, the correction is not perfect and some residual output offset will remain at in-between $V_{\rm G}$'s. Also, this offset trim does not improve output offset temperature coefficient.



FIGURE 2. Nulling the output offset voltage

GAIN ACCURACY

Defined as the actual gain compared against the theoretical gain at a certain V_G (results expressed in dB). Theoretical gain is given by:

$$A(V/V) = K x \frac{R_F}{R_G} x \frac{1}{1 + e^{\left[\frac{1 - V_G}{V_C}\right]}}$$

Where K = 1.72 (nominal) & $V_{\rm C}$ = 90mV @ room temperature.

For a V_G range, the value specified in the tables represents the worst case accuracy over the entire range. The "Typical" value would be the worst case difference between the "Typical Gain" and the "Theoretical gain". The "Max" value would be the worst case difference between the max/min gain limit and the "Theoretical gain".

GAIN MATCHING

Defined as the limit on gain variation at a certain $V_{\rm G}$ (expressed in dB). Specified as "Max" only (no "Typical"). For a $V_{\rm G}$ range, the value specified represents the worst case matching over the entire range. The "Max" value would be the worst case difference between the max/min gain limit and the typical gain.

NOISE

Figure 3 describes the LMH6502's output-referred spot noise density as a function of frequency with A_{VMAX} = 10V/V. The plot includes all the noise contributing terms. However, with both inputs terminated in 50 Ω , the input noise contribution is minimal. At A_{VMAX} = 10V/V, the LMH6502 has a typical input-referred spot noise density (e_{in}) of 7.7nV/ $\sqrt{\text{Hz}}$ flatband. For applications extending well into the flat-band region, the input RMS voltage noise can be determined from the following single-pole model:

$$V_{RMS} = e_{in} * \sqrt{1.57 * (-3 dB BANDWIDTH)}$$



FIGURE 3. Output Referred Voltage Noise vs. Frequency

CIRCUIT LAYOUT CONSIDERATIONS & EVALUATION BOARD

A good high frequency PCB layout including ground plane construction and power supply bypassing close to the package are critical to achieving full performance. The amplifier is sensitive to stray capacitance to ground at the I⁻ input (pin 12); keep node trace area small. Shunt capacitance across the feedback resistor should not be used to compensate for this effect. For best performance at low maximum gains ($A_{VMAX} < 10$) + R_G and - R_G connections should be treated in a similar fashion. Capacitance to ground should be minimized by removing the ground plane from under the body of R_G . Parasitic or load capacitance directly on the output (pin 10) degrades phase margin leading to frequency response peaking.

The LMH6502 is fully stable when driving a 100 Ω load. With reduced load (e.g. 1k Ω) there is a possibility of instability at very high frequencies beyond 400MHz especially with a capacitive load. When the LMH6502 is connected to a light load as such, it is recommended to add a snubber network to the output (e.g. 100 Ω and 39pF in series tied between the LMH6502 output and ground). C_L can also be isolated from the output by placing a small resistor in series with the output (pin 10).

Component parasitics also influence high frequency results. Therefore it is recommended to use metal film resistors such as RN55D or leadless components such as surface mount devices. High profile sockets are not recommended.

(4)

Application Information (Continued)

National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation Board
		Part Number
LMH6502MA	SOIC-14	CLC730033
LMH6502MT	TSSOP-14	CLC730146

The evaluation board is shipped when a device sample request is placed with National Semiconductor

SINGLE SUPPLY OPERATION

It is possible to operate the LMH6502 with a single supply. To do so, tie pin 11 (GND) to a potential about mid point between V⁺ and V⁻. Two examples are shown in *Figure 4* & *Figure 5*.







FIGURE 5. Transformer Coupled Single Supply VGA

OPERATING AT LOWER SUPPLY VOLTAGES

The LMH6502 is rated for operation down to 5V supplies (V⁺ -V⁻). There are some specifications shown for operation at $\pm 2.5V$ within the data sheet (i.e. Frequency Response, CMRR, PSRR, Gain vs. V_G, etc.). Compared to $\pm 5V$ operation, at lower supplies:

a) V_G range shifts lower.

Here are the approximate expressions for various $V_{\rm G}$ voltages as a function of V+:

TABLE 1.	٧ _G	Definition	Based	on	V+
----------	----------------	------------	-------	----	----

V _G	Definition	Expression (V)
V _{G_MIN}	Gain Cut-off	0.2 x V ⁺ –1
V _{G_MID}	A _{VMAX} /2	0.2 x V ⁺
V _{G_MAX}	A _{VMAX}	0.2 x V ⁺ +1

- b) V_{G_LIMIT} (maximum permissible voltage on V_G) is reduced. This is due to limitations within the device arising from transistor headroom. Beyond this limit, device performance will be affected (non-destructive). This could reveal itself as premature high frequency response roll-off. With ±2.5V supplies, V_{G_LIMIT} is below 1.1V whereas $V_G = 1.5V$ is needed to get maximum gain. This means that operating under these conditions has reduced the maximum permissible voltage on V_G to a level below what is needed to get Max gain. If supply voltages are asymmetrical with V⁺ being lower, further "pinching" of V_G range could result; for example, with V⁺ = 2V, and V⁻ = -3V, $V_{G_LIMIT} = 0.40V$ which results in maximum gain being 2.5dB less than what would be expected when V_S is higher.
- c) "Max_gain" reduces. There is an intrinsic reduction in max gain when the total supply voltage is reduced (see Typical Performance Characteristics plots for Gain vs. $V_{\rm G}$ ($V_{\rm S}$ = ±2.5V). In addition, there is the more drastic mechanism described in "b" above. Beyond $V_{\rm G_LIMIT}$, high frequency response is also effected.

Application Circuits

AGC LOOP

Figure 6 shows a typical AGC circuit. The LMH6502 is followed up with a LMH6714 for higher overall gain. The output of the LMH6714 is rectified and fed to an inverting integrator using a LMH6657 (wideband voltage feedback op amp). When the output voltage, VOUT, is too large the integrator output voltage ramps down reducing the net gain of the LMH6502 and $V_{\mbox{\scriptsize OUT}}.$ If the output voltage is too small, the integrator ramps up increasing the net gain and the output voltage. Actual output level is set with R1. To prevent shifts in DC output voltage with DC changes in input signal level, trim pot R₂ is provided. AGC circuits are always limited in the range of input signals over which constant output level can be maintained. In this circuit, we would expect that reasonable AGC action could be maintained for at least 40dB. In practice, rectifier dynamic range limits reduce this slightly.

Application Circuits (Continued)



FIGURE 6. Automatic Gain Control (AGC) Loop

FREQUENCY SHAPING

Frequency Shaping Frequency shaping and bandwidth extension of the LMH6502 can be accomplished using parallel networks connected across the R_G ports. The network shown in the *Figure 7* schematic will effectively extend the LMH6502's bandwidth.



FIGURE 7. Frequency Shaping





Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated