www.ti.com

# LME49724 High Performance, High Fidelity, Fully-Differential Audio Operational Amplifier

Check for Samples: LME49724

#### **FEATURES**

- Drives 600Ω Loads with Full Output Signal Swing
- Optimized for Superior Audio Signal Fidelity
- Output Short Circuit Protection
- PSRR and CMRR Exceed 100dB (typ)
- Available in SO PowerPad Package

#### **APPLICATIONS**

- Ultra High Quality Audio Amplification
- High Fidelity Preamplifiers and Active Filters
- Simple Single-Ended to Differential Conversion
- State of the Art D-to-A Converters
- State of the Art A-to-D input Amplifiers
- Professional Audio
- High Fidelity Equalization and Crossover Networks
- High Performance Line Drivers and Receivers

#### DESCRIPTION

The LME49724 is an ultra-low distortion, low noise, high slew rate fully-differential operational amplifier optimized and fully specified for high performance, high fidelity applications. Combining advanced leading-edge process technology with state of the art circuit design, the LME49724 fully-differential audio operational amplifier delivers superior audio signal amplification for outstanding audio performance. The LME49724 combines extremely low voltage noise density (2.1nV/√Hz) with vanishingly low THD+N (0.00003%) to easily satisfy the most demanding audio applications. To ensure that the most challenging loads are driven without compromise, the LME49724 has a high slew rate of ±18V/µs and an output current capability of ±80mA. Further, dynamic range is maximized by an output stage that drives  $600\Omega$  loads to  $52V_{P-P}$  while operating on a ±15V supply voltage.

The LME49724's outstanding CMRR (102dB), PSRR (125dB), and  $V_{\rm OS}$  (0.2mV) results in excellent operational amplifier DC performance.

The LME49724 has a wide supply range of ±2.5V to ±18V. Over this supply range the LME49724's input circuitry maintains excellent common-mode and power supply rejection, as well as maintaining its low input bias current. The LME49724 is unity gain stable. This Fully-Differential Audio Operational Amplifier achieves outstanding AC performance while driving complex loads with capacitive values as high as 100pF.

Table 1. Key Specifications

Power Supply Voltage Range		±2.5V to ±18V			
THD.N. (A. 4.)( 2)( 5. 41415)	$R_L = 2k\Omega$	0.00003% (typ)			
THD+N $(A_V = 1, V_{OUT} = 3V_{RMS}, f_{IN} = 1kHz)$	$R_L = 600\Omega$	0.00003% (typ)			
Input Noise Density	Input Noise Density				
Slew Rate	±18V/μs (typ)				
Gain Bandwidth Product	50 MHz (typ)				
Open Loop Gain ( $R_L = 600\Omega$ )		125 dB (typ)			
Input Bias Current		60nA (typ)			
Input Offset Voltage	0.2mV (typ)				
DC Gain Linearity Error	0.00009%				

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Typical Application**




Figure 1. Typical Application Circuit

# **Connection Diagram**




Figure 2. 8-Pin SO PowerPad See DDA0008B Package



#### PIN DESCRIPTIONS

Pin	Name	Pin Function	Туре
1	V <sub>IN-</sub>	Input pin	Analog Input
2	$V_{OCM}$	Sets the output DC voltage. Internally set by a resistor divider to the midpoint of the voltages on the $V_{CC}$ and $V_{EE}$ pins. Can be forced externally to a different voltage ( $50k\Omega$ input impedance).	Analog Input
3	V <sub>CC</sub>	Positive power supply pin.	Power Supply
4	V <sub>OUT+</sub>	Output pin. Signal is inverted relative to $V_{\text{IN}}$ where the feedback loop is connected.	Analog Output
5	$V_{\text{OUT-}}$	Output pin. Signal is inverted relative to $V_{\text{IN+}}$ where the feedback loop is connected.	Analog Output
6	$V_{EE}$	Negative power supply pin or ground for a single supply configuration.	Power Supply
7	ENABLE	Enables the LME49724 when the voltage is greater than 2.35V above the voltage on the $V_{\text{EE}}$ pin. Disable the LME49724 by connecting to the same voltage as on the $V_{\text{EE}}$ pin which will reduce current consumption to less than 0.3mA (typ).	Analog Input
8	V <sub>IN+</sub>	Input pin	Analog Input
Exposed Pad		Exposed pad for improved thermal performance. Connect to the same potential as the $V_{\text{EE}}$ pin or electrically isolate.	



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## Absolute Maximum Ratings (1)(2)(3)

Absolute maximum natings		
Power Supply Voltage	$(V_S = V_{CC} +  V_{EE} )$	38V
Storage Temperature		−65°C to 150°C
Input Voltage	$(V_{EE}) - 0.7V$ to $(V_{CC}) + 0.7V$	
Output Short Circuit		Continuous
Power Dissipation (4)	Internally Limited	
ESD Rating (5)	2000V	
ESD Rating <sup>(6)</sup>		200V
Junction Temperature (T <sub>JMAX</sub> )		150°C
Soldering Information	Vapor Phase (60sec.)	215°C
	Infrared (60sec.)	220°C
Thermal Resistance	θ <sub>JA</sub> (MR)	49.6°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>JMAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> T<sub>A</sub>) / θ<sub>JA</sub> or the number given in *Absolute Maximum Ratings*, whichever is lower.
- (5) Human body model, applicable std. JESD22-A114C.
- (6) Machine model, applicable std. JESD22-A115-A.



# Operating Ratings (1)(2)

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	-40°C ≤ T <sub>A</sub> ≤ +85°C
Supply Voltage Range		$\pm 2.5 \text{V} \le \text{V}_{\text{S}} \le \pm 18 \text{V}$

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.

#### Electrical Characteristics (1)(2)

The following specifications apply for  $V_S = \pm 15V$ ,  $R_L = 2k\Omega$ ,  $f_{IN} = 1kHz$ , and  $T_A = 25^{\circ}C$ , unless otherwise specified.

		0 1111	LME4	LME49724		
Symbol Parameter		Conditions	Typical (3)	Limit <sup>(4)</sup>	(Limits)	
POWER SUI	PPLY				<del></del>	
V <sub>S</sub>	Operating Power Supply			±2.5V ±18V	V (min) V (max)	
I <sub>CCQ</sub>	Total Quiescent Current	$V_O = 0V$ , $I_O = 0mA$ Enable = GND Enable = $V_{EE}$	10 0.3	15 0.5	mA (max) mA (max)	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 5V \text{ to } \pm 15V^{(5)}$	125	95	dB (min)	
V <sub>ENIH</sub>	Enable High Input Voltage	Device active, T <sub>A</sub> = 25°C <sup>(6)</sup>	V <sub>EE</sub> + 2.35		V	
V <sub>ENIL</sub>	Enable Low Input Voltage	Device disabled, T <sub>A</sub> = 25°C <sup>(6)</sup>	V <sub>EE</sub> + 1.75		V	
DYNAMIC P	ERFORMANCE					
THD+N	Total Harmonic Distortion + Noise	$A_V = 1, V_{OUT} = 3V_{RMS}$ $R_L = 2k\Omega$ $R_L = 600\Omega$	0.00003 0.00003	0.00009	% % (max)	
IMD	Intermodulation Distortion	$A_V = 1$ , $V_{OUT} = 3V_{RMS}$ Two-tone, 60Hz & 7kHz 4:1	0.0005		%	
GBWP	Gain Bandwidth Product		50	35	MHz (min)	
FPBW	Full Power Bandwidth	V <sub>OUT</sub> = 1V <sub>P-P</sub> , -3dB referenced to output magnitude at f = 1kHz	13		MHz	
SR	Sew Rate	$R_L = 2k\Omega$	±18	±13	V/µs (min)	
t <sub>S</sub>	Settling time	$A_V = -1$ , 10V step, $C_L = 100pF$ settling time to 0.1%	0.2		μs	
		$-10V < V_{OUT} < 10V, R_L = 600\Omega$	125	100	dB (min)	
$A_{VOL}$	Open-Loop Voltage Gain	$-10V < V_{OUT} < 10V, R_L = 2k\Omega$	125		dB	
		$-10V < V_{OUT} < 10V, R_L = 10k\Omega$	125		dB	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
- (2) The Electrical Characteristics tables list specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not ensured.
- (3) Typical values represent most likely parametric norms at T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not ensured.
- (4) Datasheet min/max specification limits are specified by test or statistical analysis.
- (5) PSRR is measured as follows:  $V_{OS}$  is measured at two supply voltages,  $\pm 5V$  and  $\pm 15V$ . PSRR =  $|20\log(\Delta V_{OS}/\Delta V_S)|$ .
- (6) The ENABLE threshold voltage is determined by V<sub>BE</sub> voltages and will therefore vary with temperature. The typical values represent the most likely parametric norms at T<sub>A</sub> = +25°C.




# **Electrical Characteristics** (1)(2) (continued)

The following specifications apply for  $V_S = \pm 15 V$ ,  $R_L = 2 k \Omega$ ,  $f_{IN} = 1 k Hz$ , and  $T_A = 25 ^{\circ} C$ , unless otherwise specified.

		Conditions	LME4	LME49724			
Symbol	Parameter	Conditions	Typical <sup>(3)</sup>	Limit (4)	(Limits)		
NOISE			·		*		
_	Equivalent Input Noise Voltage	f <sub>BW</sub> = 20Hz to 20kHz	0.30	0.64	μV <sub>RMS</sub> (max)		
e <sub>N</sub>	Equivalent Input Noise Density	f = 1kHz f = 10Hz	2.1 3.7		nV <b>/</b> √Hz (max)		
INPUT CHAR	ACTERISTICS						
V <sub>OS</sub>	Offset Voltage		±0.2	±1	mV (max)		
ΔV <sub>OS</sub> /ΔTemp	Average Input Offset Voltage Drift vs Temperature	-40°C ≤ T <sub>A</sub> ≤ 85°C	0.5		μV/°C		
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V	60	200	nA (max)		
Ios	Input Offset Current	V <sub>CM</sub> = 0V	10	65	nA (max)		
ΔI <sub>OS</sub> /ΔTemp	Input Bias Current Drift vs Temperature	-40°C ≤ T <sub>A</sub> ≤ 85°C	0.1		nA/°C		
V <sub>IN-CM</sub>	Common-Mode Input Voltage Range		±14	V <sub>CC</sub> – 1.5 V <sub>EE</sub> + 1.5	V (min) V (min)		
CMRR	Common-Mode Rejection	-10V < V <sub>CM</sub> < 10V	102	95	dB (min)		
7	Differential Input Impedance		16		kΩ		
$Z_{IN}$	Common-Mode Input Impedance	-10V < V <sub>CM</sub> < 10V	500		МΩ		
OUTPUT CHA	ARACTERISTICS						
		$R_L = 600\Omega$	52	50	V <sub>P-P</sub> (min)		
$V_{OUTMAX}$	Maximum Output Voltage Swing	$R_L = 2k\Omega$	52		V <sub>P-P</sub>		
		$R_L = 10k\Omega$	53		V <sub>P-P</sub>		
I <sub>OUT-CC</sub>	Instantaneous Short Circuit Current		80		mA		
R <sub>OUT</sub>	Output Impedance	f <sub>IN</sub> = 10kHz Closed-Loop Open-Loop	0.01 23		ΩΩ		
C <sub>LOAD</sub>	Capacitive Load Drive Overshoot	C <sub>L</sub> = 100pF	5		%		



## **Typical Performance Characteristics**










Figure 5.











# Typical Performance Characteristics (continued) THD+N TI






Figure 9.



OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 11.** 

10









Figure 10.





OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 12.** 

THD+N Vs Output Voltage  $V_S = \pm 18V, R_L = 2k\Omega, Differential Input f = 20Hz, 1kHz, 20kHz, 80kHz BW$ 



OUTPUT VOLTAGE (V<sub>RMS</sub>)

Figure 14.

0.00001


0.000005

10m


100m




# Typical Performance Characteristics (continued) THD+N THD+N



OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 15.** 





OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 17.** 

THD+N vs Frequency  $V_S=\pm 2.5V,\,V_O=0.8V_{RMS},\,Single\text{-ended Input}\,R_L=600\Omega,\,2k\Omega,\,10k\Omega,\,80kHz$  BW





Figure 19.


 $\begin{array}{c} \text{Vs} \\ \text{Output Voltage} \\ \text{V}_S = \pm 15 \text{V}, \, \text{R}_L = 10 \text{k} \Omega, \, \text{Differential Input} \\ \text{f} = 20 \text{Hz}, \, 1 \text{kHz}, \, 20 \text{kHz}, \, 80 \text{kHz} \, \text{BW} \end{array}$ 



OUTPUT VOLTAGE (V<sub>RMS</sub>)

Figure 16.

# THD+N vs Frequency $V_S = \pm 2.5 V, V_O = 0.5 V_{RMS}, Single-ended Input <math>R_L = 600 \Omega, 2k \Omega, 10k \Omega, 80 kHz$ BW



FREQUENCY (Hz)
Figure 18.

THD+N
vs
Frequency




Figure 20.



# Typical Performance Characteristics (continued)





Figure 21.





FREQUENCY (Hz) Figure 23.

# $THD+N \\ vs \\ Output Voltage \\ V_S = \pm 15V, R_L = 600\Omega, Single-ended Input \\ f = 20Hz, 1kHz, 20kHz, 80kHz BW$






Figure 25.




FREQUENCY (Hz) Figure 22.

# $THD+N \\ vs \\ Output \ Voltage \\ V_S = \pm 2.5V, \ R_L = 600\Omega, \ Single-ended \ Input \\ f = 20Hz, \ 1kHz, \ 20kHz, \ 80kHz \ BW$



OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 24.** 

THD+N vs Output Voltage  $V_S = \pm 18V, R_L = 600\Omega, Single-ended Input f = 20Hz, 1kHz, 20kHz, 80kHz BW$ 




OUTPUT VOLTAGE (V<sub>RMS</sub>) **Figure 26.** 

rigure 20.




#### **Typical Performance Characteristics (continued)** THD+N THD+N




OUTPUT VOLTAGE (V<sub>RMS</sub>) Figure 27.






OUTPUT VOLTAGE (V<sub>RMS</sub>) Figure 29.

THD+N  $\begin{array}{c} \text{Vs} \\ \text{Output Voltage} \\ \text{V}_{\text{S}} = \pm 15\text{V}, \, \text{R}_{\text{L}} = 10\text{k}\Omega, \, \text{Single-ended Input} \\ \text{f} = 20\text{Hz}, \, 1\text{kHz}, \, 20\text{kHz}, \, 80\text{kHz} \, \text{BW} \end{array}$ 



OUTPUT VOLTAGE (V<sub>RMS</sub>) Figure 31.


 $\begin{array}{c} \text{Vs} \\ \text{Output Voltage} \\ \text{V}_S = \pm 15\text{V}, \, \text{R}_L = 2k\Omega, \, \text{Single-ended Input} \\ \text{f} = 20\text{Hz}, \, 1\text{kHz}, \, 20\text{kHz}, \, 80\text{kHz} \, \text{BW} \end{array}$ 



OUTPUT VOLTAGE (V<sub>RMS</sub>)

Figure 28.

THD+N Output Voltage  $\pm 2.5V$ , R<sub>L</sub> =  $10k\Omega$ , Single-ended Input 1kHz, 20kHz, 80kHz BW f = 20Hz



OUTPUT VOLTAGE (V<sub>RMS</sub>) Figure 30.

THD+N




Figure 32.



#### Typical Performance Characteristics (continued) PSRR




Figure 33.





Figure 34.



FREQUENCY (Hz) Figure 35.





Figure 36.






Figure 38.

# Typical Performance Characteristics (continued) PSRR PSRR




Figure 39.





Figure 40.



FREQUENCY (Hz)
Figure 41.





Figure 42.



CMRR vs Frequency  $V_S = \pm 18V$ ,  $V_{CMRR} = 1V_{P-P}$   $R_L = 600\Omega$ ,  $2k\Omega$ ,  $10k\Omega$ 


Figure 44.


Submit Documentation Feedback


Copyright © 2008–2013, Texas Instruments Incorporated





# **Typical Performance Characteristics (continued)**













#### APPLICATION INFORMATION

#### **GENERAL OPERATION**

The LME49724 is a fully differential amplifier with an integrated common-mode reference input (V<sub>OCM</sub>). Fully differential amplification provides increased noise immunity, high dynamic range, and reduced harmonic distortion products.

Differential amplifiers typically have high CMRR providing improved immunity from noise. When input, output, and supply line trace pairs are routed together, noise pick up is common and easily rejected by the LME49724. CMRR performance is directly proportional to the tolerance and matching of the gain configuring resistors. With 0.1% tolerance resistors the worst case CMRR performance will be about 60dB (20LOG(0.001)).

A differential output has a higher dynamic range than a single-ended output because of the doubling of output voltage. The dynamic range is increased by 6dB as a result of the outputs being equal in magnitude but opposite in phase. As an example, a single-ended output with a  $1V_{PP}$  signal will be two  $1V_{PP}$  signals with a differential output. The increase is 20LOG(2) = 6dB. Differential amplifiers are ideal for low voltage applications because of the increase in signal amplitude relative to a single-ended amplifier and the resulting improvement in SNR.

Differential amplifiers can also have reduced even order harmonics, all conditions equal, when compared to a single-ended amplifier. The differential output causes even harmonics to cancel between the two inverted outputs leaving only the odd harmonics. In practice even harmonics do not cancel completely, however there still is a reduction in total harmonic distortion.

#### **OUTPUT COMMON-MODE VOLTAGE (V<sub>OCM</sub> pin)**

The output common-mode voltage is the DC voltage on each output. The output common-mode voltage is set by the  $V_{OCM}$  pin. The  $V_{OCM}$  pin can be driven by a low impedance source. If no voltage is applied to the  $V_{OCM}$  pin, the DC common-mode output voltage will be set by the internal resistor divider to the midpoint of the voltages on the  $V_{CC}$  and  $V_{EE}$  pins. The input impedance of the  $V_{OCM}$  pin is  $50k\Omega$ . The  $V_{OCM}$  pin can be driven up to  $V_{CC}$  - 1.5V and  $V_{EE}$  + 1.5V. The  $V_{OCM}$  pin should be bypassed to ground with a 0.1µF to 1µF capacitor. The  $V_{OCM}$  pin should be connected to ground when the desired output common-mode voltage is ground reference. The value of the external capacitor has an effect on the PSRR performance of the LME49724. With the  $V_{OCM}$  pin only bypassed with a low value capacitor, the PSRR performance of the LME49724 will be reduced, especially at low audio frequencies. For best PSRR performance, the  $V_{OCM}$  pin should be connected to stable, clean reference. Increasing the value of the bypass capacitor on the  $V_{OCM}$  pin will also improve PSRR performance.

#### **ENABLE FUNCTION**

The LME49724 can be placed into standby mode to reduce system current consumption by driving the ENABLE pin below  $V_{EE}$  + 1.75V. The LME49724 is active when the voltage on the ENABLE pin is above  $V_{EE}$  + 2.35V. The ENABLE pin should not be left floating. For best performance under all conditions, drive the ENABLE pin to the  $V_{EE}$  pin voltage to enter standby mode and to ground for active operation when operating from split supplies. When operating from a single supply, drive the ENABLE pin to ground for standby mode and to  $V_{CC}$  for active mode.

Product Folder Links: LME49724

Copyright © 2008-2013, Texas Instruments Incorporated



#### **FULLY DIFFERENTIAL OPERATION**

The LME49724 performs best in a fully differential configuration. The circuit shown in Figure 50 is the typical fully differential configuration.




Figure 50. Fully Differential Configuration

The closed-loop gain is shown in Equation 1 below.

$$A_V = R_F / R_i$$
 (V/V)

where

- R<sub>F1</sub> = R<sub>F2</sub>
- $R_{i1} = R_{i2}$
- Using low value resistors will give the lowest noise performance

#### SINGLE-ENDED TO DIFFERENTIAL CONVERSION

For many applications, it is required to convert a single-ended signal to a differential signal. The LME49724 can be used for a high performance, simple single-to-differential converter. Figure 51 shows the typical single-to-differential converter circuit configuration.




Figure 51. Single-Ended Input to Differential Output

Product Folder Links: LME49724

(1)



#### SINGLE SUPPLY OPERATION

The LME49724 can be operated from a single power supply, as shown in Figure 52. The supply voltage range is limited to a minimum of 5V and a maximum of 36V. The common-mode output DC voltage will be set to the midpoint of the supply voltage. The V<sub>OCM</sub> pin can be used to adjust the common-mode output DC voltage on the outputs, as described previously, if the supply voltage midpoint is not the desired DC voltage.




Figure 52. Single Supply Configuration

#### **DRIVING A CAPACITIVE LOAD**

The LME49724 is a high speed op amp with excellent phase margin and stability. Capacitive loads up to 100pF will cause little change in the phase characteristics of the amplifiers and are therefore allowable.

Capacitive loads greater than 100pF must be isolated from the output. The most straightforward way to do this is to put a resistor in series with the output. This resistor will also prevent excess power dissipation if the output is accidentally shorted.

#### THERMAL PCB DESIGN

The LME49724's high operating supply voltage along with its high output current capability can result in significant power dissipation. For this reason the LME49724 is provided in the exposed DAP SO PowerPad package for improved thermal dissipation performance compared to other surface mount packages. The exposed pad is designed to be soldered to a copper plane on the PCB which then acts as a heat sink. The thermal plane can be on any layer by using multiple thermal vias under and outside the IC package. The vias under the IC should have solder mask openings for the entire pad under the IC on the top layer but cover the vias on the bottom layer. This method prevents solder from being pulled away from the thermal vias during the reflow process resulting in optimum thermal conductivity.

Heat radiation from the PCB plane area is best accomplished when the thermal plane is on the top or bottom copper layers. The LME49724 should always be soldered down to a copper pad on the PCB for both optimum thermal performance as well as mechanical stability.

The exposed pad is for heat transfer and the thermal plane should either be electrically isolated or connected to the same potential as the  $V_{EE}$  pin. For high frequency applications (f > 1MHz) or lower impedance loads, the pad should be connected to a plane that is connected to the  $V_{EE}$  potential.



#### SUPPLY BYPASSING

The LME49724 should have its supply leads bypassed with low-inductance capacitors such as leadless surface mount (SMT) capacitors located as close as possible to the supply pins. It is recommended that a 10µF tantalum or electrolytic capacitor be placed in parallel with a 0.1µF ceramic or film type capacitor on each supply pin. These capacitors should be star routed with a dedicated ground return plane or large trace for best THD performance. Placing capacitors too far from the power supply pins, especially with thin connecting traces, can lead to excessive inductance, resulting in degraded high-frequency bypassing. Poor high-frequency bypassing can result in circuit instabilities. When using high bandwidth power supplies, the value and number of supply bypass capacitors should be reduced for optimal power supply performance.

#### **BALANCE CABLE DRIVER**

With high peak-to-peak differential output voltage and plenty of low distortion drive current, the LME49724 makes an excellent balanced cable driver. Combining the single-to-differential configuration with a balanced cable driver results in a high performance single-ended input to balanced line driver solution.

Although the LME49724 can drive capacitive loads up to 100pF, cable loads exceeding 100pF can cause instability. For such applications, series resistors are needed on the outputs before the capacitive load.


#### ANALOG-TO-DIGITAL CONVERTER (ADC) APPLICATION

Figure 53 is a typical fully differential application circuit for driving an analog-to-digital converter (ADC). The additional components of  $R_5$ ,  $R_6$ , and  $C_7$  are optional components and are for stability and proper ADC sampling. ADC's commonly use switched capacitor circuitry at the input. When the ADC samples the signal the current momentarily increases and may disturb the signal integrity at the sample point causing a signal glitch. Component  $C_7$  is significantly larger than the input capacitance of a typical ADC and acts as a charge reservoir greatly reducing the effect of the signal sample by the ADC. Resistors  $R_5$  and  $R_6$  decouple the capacitive load,  $C_7$ , for stability. The values shown are general values. Specific values should be optimized for the particular ADC loading requirements.

The output reference voltage from the ADC can be used to drive the  $V_{OCM}$  pin to set the common-mode DC voltage on the outputs of the LME49724. A buffer may be needed to drive the LME49724's  $V_{OCM}$  pin if the ADC cannot drive the  $50k\Omega$  input impedance of the  $V_{OCM}$  pin.

In order to minimize circuit distortion when using capacitors in the signal path, the capacitors should be comprised of either NPO ceramic, polystyrene, polypropylene or mica composition. Other types of capacitors may provide a reduced distortion performance but for a cost improvement, so capacitor selection is dependent upon design requirements. The performance/cost tradeoff for a specific application is left up to the user.





<sup>\*</sup> Value is application and converted dependent.

Figure 53. Typical Analog-to-Digital Converter Circuit

#### **DISTORTION MEASUREMENTS**

The vanishing low residual distortion produced by the LME49724 is below the capabilities of commercially available equipment. This makes distortion measurements more difficult than simply connecting a distortion meter to the amplifier's inputs and outputs. The solution, however, is quite simple: an additional resistor. Adding this resistor extends the resolution of the distortion measurement equipment.

The LME49724's low residual distortion is an input referred internal error. As shown in Figure 54, adding a resistor connected between the amplifier's inputs changes the amplifier's noise gain. The result is that the error signal (distortion) is increased. Although the amplifier's closed-loop gain is unaltered, the feedback available to correct distortion errors is reduced, which means that measurement resolution increases. To ensure minimum effects on distortion measurements, keep the value of  $R_5$  low. The distortion reading on the audio analyzer must be divided by a factor of  $(R_3 + R_4)/R_5$ , where  $R_1 = R_2$  and  $R_3 = R_4$ , to get the actual measured distortion of the device under test. The values used for the LME49724 measurements were  $R_1$ ,  $R_2$ ,  $R_3$ ,  $R_4 = 1k\Omega$  and  $R_5 = 20\Omega$ .

This technique is verified by duplicating the measurements with high closed-loop gain and/or making the measurements at high frequencies. Doing so produces distortion components that are within the measurement equipment's capabilities.






Figure 54. THD+N and IMD Distortion Test Circuit

#### PERFORMANCE VARIATIONS

The LME49724 has excellent performance with little variation across different supply voltages, load impedances, and input configuration (single-ended or differential). Inspection of the THD+N vs Frequency and THD+N vs Output Voltage performance graphs (See Typical Performance Characteristics reveals only minimal differences with different load values. Figure 55 and Figure 56 below show the performance across different supply voltages with the same output signal level and load. Figure 55 has plots at  $\pm$ 5V,  $\pm$ 12V,  $\pm$ 15V, and  $\pm$ 18V with a 3V<sub>RMS</sub> output while Figure 56 has plots at  $\pm$ 12V,  $\pm$ 15V, and  $\pm$ 18V with a  $\pm$ 10V<sub>RMS</sub> output. Both figures use a 600 $\pm$ 100 load. The performance for each different supply voltage under the same conditions is so similar it is nearly impossible to discern the different plots lines.




Figure 55. THD+N vs FREQUENCY with R<sub>L</sub> =  $600\Omega$  V<sub>OUT</sub> =  $3V_{RMS}$ , Differential Input, 80kHz BW V<sub>S</sub> =  $\pm 5V$ ,  $\pm 12V$ ,  $\pm 15V$ , and  $\pm 18V$ 






Figure 56. THD+N vs FREQUENCY with R<sub>L</sub> =  $600\Omega$  V<sub>OUT</sub> =  $10V_{RMS}$ , Differential Input, 80kHz BW V<sub>S</sub> =  $\pm 12V$ ,  $\pm 15V$ , and  $\pm 18V$ 

Whether the input configuration is single-ended or differential has only a minimal affect on THD+N performance at higher audio frequencies or higher signal levels. For easy comparison, Figure 57 and Figure 58 are a combination of the performance graphs found in Typical Performance Characteristics.




Figure 57. THD+N vs FREQUENCY with  $R_L$  = 10k $\Omega$   $V_{OUT}$  = 3 $V_{RMS}$ ,  $V_S$  = ±15V, 80kHz BW Single-ended and Differential Input






Figure 58. THD+N vs OUTPUT VOLTAGE with R<sub>L</sub> =  $10k\Omega$  f = 20Hz, 1kHz, 20kHz,  $V_S$  =  $\pm 15V$ , 80kHz BW Single-ended and Differential Input

Power Supply Rejection Ratio does not vary with load value nor supply voltage. For easy comparison, Figure 59 and Figure 60 below are created by combining performance graphs found in Typical Performance Characteristics.




Figure 59. PSRR vs FREQUENCY with  $R_L = 600\Omega$   $V_S = \pm 2.5V$ ,  $\pm 15V$ , and  $\pm 18V$ , 80kHz BW






Figure 60. PSRR vs FREQUENCY with  $V_S = \pm 15V$   $R_L = 600\Omega, 2k\Omega,$  and  $10k\Omega, 80kHz$  BW

Although supply current may not be a critical specification for many applications, there is also no real variation in supply current with no load or with a  $600\Omega$  load. This is a result of the extremely low offset voltage, typically less than 1mV. Figure 61 shows the supply current under the two conditions with no real difference discernable.




Figure 61. Supply Current vs Supply Voltage  $R_L$  = No Load and  $600\Omega$ 

Submit Documentation Feedback

Copyright © 2008–2013, Texas Instruments Incorporated



#### **Demo Board Schematic**




Figure 62. Demonstration Board Circuit

## **Build of Materials**

Table 2. Reference Demo Board Bill of Materials

Designator	Value	Tolerance	Part Description	Comment
R <sub>1</sub> , R <sub>2</sub> , R <sub>3</sub> , R <sub>4</sub>	1kΩ	1%	1/8W, 0603 Resistor	
R <sub>5</sub> , R <sub>6</sub>	40.2Ω	1%	1/8W, 0603 Resistor	
C <sub>1</sub> , C <sub>2</sub>	1000pF	10%	0603, NPO Ceramic Capacitor, 50V	
C <sub>3</sub> , C <sub>4</sub> , C <sub>8</sub> , C <sub>9</sub>	0.1µF	-20%, +80%	0603, Y5V Ceramic Capacitor, 25V	
C <sub>5</sub> , C <sub>6</sub>	10μF	20%	Size C (6032), Tantalum Capacitor, 25V	
C <sub>7</sub>	2700pF	10%	0805, NPO Ceramic Capacitor, 50V	
U <sub>1</sub>			LME49724MR	
J <sub>1</sub> , J <sub>2</sub> , J <sub>3</sub> , J <sub>4</sub>			SMA coaxial connector	Inputs & Outputs
$J_5$			0.100" 1x3 header, vertical mount	V <sub>DD</sub> , V <sub>EE</sub> , GND
J <sub>6</sub> , J <sub>7</sub> , J <sub>8</sub> , J <sub>9</sub> , J <sub>10</sub> , J <sub>11</sub>			0.100" 1x2 header, vertical mount	Inputs, Outputs, V <sub>OCM</sub> , Enable



## **REVISION HISTORY**

Rev	Date	Description
1.0	11/12/08	Initial release.
Δ	04/04/13	Changed layout of National Data Sheet to TI format



## PACKAGE OPTION ADDENDUM

30-Jun-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
LME49724MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L49724 MR	Samples
LME49724MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 85	L49724 MR	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

30-Jun-2016


n no event shall TI's liabili	ty arising out of such information	exceed the total purchase	price of the TI part(s)	at issue in this document sold by	TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LME49724MRX/NOPB	SO Power PAD	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LME49724MRX/NOPB	SO PowerPAD	DDA	8	2500	367.0	367.0	35.0



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.