

Sample &

Buy



HD3SS215, HD3SS215I

SLAS971D - MAY 2014 - REVISED OCTOBER 2015

# HD3SS215 6.0 Gbps HDMI DisplayPort 2:1/1:2 Differential Switch

Technical

Documents

# 1 Features

- General Purpose 2:1/1:2 Differential Switch
- Compatible With DisplayPort Electrical Standard
- Compatible With HDMI Electrical Standards
- 2:1 and 1:2 Switching Supporting Data Rates up to 6 Gbps
- Supports HPD Switching
- Supports AUX and DDC Switching
- Wide -3-dB Differential Bandwidth of 7 GHz
- Excellent Dynamic Characteristics (at 3 GHz)
  - Crosstalk = -35 dB
  - Isolation = -21 dB
  - Insertion Loss = -1.6 dB
  - Return Loss = -12 dB
  - Max Bit-Bit Skew = 5 ps
- VDD Operating Range 3.3 V ±10%
- Commercial Temperature Range: 0°C to 70°C (HD3SS215)
- Industrial Temperature Range: –40°C to 85°C (HD3SS215I)
- Package Options:
  - 5 mm x 5 mm, 50-Ball ZQE
  - 8 mm × 8 mm, 56-Pin RTQ
- Output Enable (OE) Pin Disables Switch to Save Power
- Power Consumption:
  - Active < 9 mW Typical
  - Standby < 30 μW Maximum (When OE = L)

# 2 Applications

- Desktop and Notebook Applications:
  - PCI Express Gen 1, Gen 2 Switching
  - DP Switching
  - HDMI Switching
  - LVDS Switching
- Docking
- UHDTV, HDTV and Monitors
- Set Top Boxes
- AVRs, Blu-Ray, DVD players

# 3 Description

Tools &

Software

HD3SS215 is a high-speed wide common mode passive switch capable of supporting DisplayPort HBR2 and high definition multimedia interface (HDMI) applications requiring 4k2k 60Hz refresh rates. The HD3SS215 can be configured to support two sources to one sink or one source to two sinks. To support these video standards the HD3SS215 also switches the display data channel (DDC) and hot plug detect (HPD) signals for HDMI or digital video interface (DVI) applications. It also switches the auxiliary (AUX) and hot plug detect (HPD) signals for DisplayPort applications. The flexibility the HD3SS215 provides by supporting both wide common mode and AC or DC coupled links makes it ideal for many applications.

Support &

Community

2.2

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
HD3SS215,	µBGA (50)	5.00 mm x 5.00 mm
HD3SS215I	QFN (56)	8.00 mm × 8.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### **Application Schematic**





# **Table of Contents**

8.3

8.4

12.2

12.3

9

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (Continued)4
6	Pin	Configuration and Functions 4
7	Spe	cifications7
	7.1	Absolute Maximum Ratings 7
	7.2	ESD Ratings7
	7.3	Recommended Operating Conditions
	7.4	Thermal Information7
	7.5	Electrical Characteristics8
	7.6	Electrical Characteristics, Device Parameters9
	7.7	Switching Characteristics 9
	7.8	Timing Diagrams 9
8	Deta	ailed Description 11
	8.1	Overview 11

# 4 Revision History

2

CI	hanges from Revision C (August 2015) to Revision D	anges from Revision C (August 2015) to Revision D Page				
•	Changed Description text string from "DisplayPort 1.2a" to "DisplayPort HBR2" and from "HDMI2.0" to "HDMI"	1				
•	Deleted R <sub>0JC(bot)</sub> spec from Thermal Information table as N/A	7				
•	Deleted "Operating free air temperature" spec from Electrical Characteristics table	8				
•	Changed Figure 8	18				
•	Changed Power Supply Recommendations text string from "Decoupling capacitors may be used to reduce noise and improve power supply integrity" to "Decoupling capacitors must be used to reduce power supply noise"	19				

# Changes from Revision B (July 2015) to Revision C

•	Added $t_{on(OE\_L-H)}$ , $t_{off(OE\_H-L)}$ , and $t_{SWITCH\_OVER}$ t	the Switching Characteristics
---	---	-------------------------------

### Changes from Revision A (May 2014) to Revision B

Submit Documentation Feedback

•	Changed the title From: "2.0/DisplayPort 1.2A" To: "DisplayPort"	. 1
•	Changed <i>Features</i> list item From: Compatible With DisplayPort 1.2a Electrical Standard To: Compatible With DisplayPort Electrical Standard	1
•	Changed <i>Features</i> list item From: Compatible With HDMI 1.4b and HDMI 2.0 Electrical Standards To: Compatible With HDMI Electrical Standards	1
•	Added Features item: Commercial Temperature Range: -40°C to 70°C (HD3SS215)	. 1
•	Added Features item: Inductrial Temperature Range: -40°C to 85°C (HD3SS215I)	. 1
•	Added Features, Package Options: 8 mm × 8 mm, 56-Pin RTQ	. 1
•	Changed the Applications list item From: TV and Monitors To: UHDTV, HDTV and Monitors	. 1
•	Added Description (Continued) paragraph.	4
•	Added the 56-Pin QFN image	5
•	Added RTQ column to the Pin Functions table	6
•	Moved T <sub>sta</sub> From: ESD Ratings To: Absolute Maximum Ratings <sup>(1)(2)</sup>	7
•	Changed the Handling Ratings table to ESD Ratings table	7

	Texas
· Y	INSTRUMENTS

8.2 Functional Block Diagram ..... 12

Applications and Implementation ...... 14

9.1 Application Information...... 14 9.2 Typical Applications ...... 14 10 Power Supply Recommendations ...... 19 11 Layout...... 19 11.1 Layout Guidelines ..... 19 11.2 Layout Example ..... 20 12 Device and Documentation Support ...... 22 12.1 Community Resources...... 22

Feature Description..... 13 Device Functional Modes...... 13

Trademarks ...... 22 

Copyright © 2014–2015, Texas Instruments Incorporated

12.4 Glossary...... 22

Information ..... 22

13 Mechanical, Packaging, and Orderable

www.ti.com

Page

Page

9



# HD3SS215, HD3SS215I

SLAS971D-MAY 2014-REVISED OCTOBER 2015

•	Added HD3SS2151I, Operating free-air temperature Recommended Operating Conditions	. 7
•	Added RTQ 56 PIN values to the Thermal Information	. 7
•	Added table Note " This pin can be driven" to the <i>Electrical Characteristics</i> table	. 8
•	Changed the <i>Electrical Characteristics, Device Parameters</i> <sup>(3)</sup> table to include ZQE and RTQ package values	. 9
•	Added the Switching Characteristics table	. 9
•	Added section: HDMI 2:1 Sink Application Using the RTQ Package	18
•	Added Figure 11	21

#### Changes from Original (May 2014) to Revision A

#### Page

•	Changed Description section	1	-
•	Changed Figure 4	14	1

### HD3SS215, HD3SS215I

SLAS971D - MAY 2014 - REVISED OCTOBER 2015



# **5** Description (Continued)

One typical application would be a mother board that includes two GPUs that need to drive one DisplayPort sink. The GPU is selected by the Dx\_SEL pin. Another application is when one source needs to switch between one of two sinks, such as a side connector an a docking station connector. The switching is controlled using the Dx\_SEL and AUX\_SEL pins. The HD3SS215I operates from a single supply voltage of 3.3 V, over full industrial temperature range –40°C to 85°C, in the ZQE package and 56 pin RTQ package.

# 6 Pin Configuration and Functions

	4	•	2	2	(Top View)	6	-	0	•
	1	2	3	4	5	6	/	8	9
A	Dx_SEL	VDD		DA0(n)	DA1(n)	DA2(n)		DA3(p)	DA3(n)
в	DC0(n)	DC0(p)	GND	DA0(p)	DA1(p)	DA2(p)	OE	DB0(p)	DB0(n)
с		AUX_SEL						GND	
D	DC1(n)	DC1(p)						DB1(p)	DB1(n)
E	DC2(n)	DC2(p)						DB2(p)	DB2(n)
F	DC3(n)	DC3(p)						DB3(p)	DB3(n)
G		GND						GND	
н	AUXC(n)	AUXC(p)	HPDB	GND	DDCCLK_B	AUXB(p)	GND	DDCCLK_A	AUXA(p)
J	HPDC	HPDA	DDCCLK_C	VDD	DDCDAT_B	AUXB(n)	DDCDAT_C	DDCDAT_A	AUXA(n)



#### 56-Pin QFN **RTQ Package** (Top View) DX\_SEL DA0(N) DA1(N) DA3(N) DA0(P) DA1(P) DA2(N) DA3(P) DA2(P) GND GND GND VDD Ю 53 52 49 45 43 48 47 56 55 54 51 50 46 4 42 NC AUX\_SEL 1 41 DB0(P) DC0(P) 2 DB0(N) 40 DC0(N) 3 39 GND GND 4 38 DB1(P) DC1(P) 5 37 DB1(N) DC1(N) 6 HD3SS215 RTQ 36 GND GND 7 35 DB2(P) DC2(P) 8 GND 34 DB2(N) DC2(N) 9 33 GND GND 10 DB3(P) 32 DC3(P) 11 DB3(N) 31 DC3(N) 12 30 AUXA(P) AUXC(P) 13 29 AUXA(N) AUXC(N) 14 15 16 19 26 17 18 20 3 22 23 24 25 27 28 HPDC HPDA HPDB VDD З S AUXB(P) AUXB(N) DDCCLK\_C DDCCLK\_B DDCDAT\_B DDCDAT\_C DDCCLK\_A DDCDAT\_A

# HD3SS215, HD3SS215I

SLAS971D-MAY 2014-REVISED OCTOBER 2015

www.ti.com

STRUMENTS

**EXAS** 

#### **Pin Functions** PIN NO. I/O **DESCRIPTION**<sup>(1)</sup> NAME ZQE RTQ 2 Level Control I Dx\_SEL A1 56 High Speed Port Selection Control Pins AUX\_SEL C2 1 3 Level Control I AUX/DDC Selection Control Pin in Conjunction with Dx\_SEL Pin DA0(p) Β4 54 Port A, Channel 0, High Speed Positive Signal I/O 53 Port A, Channel 0, High Speed Negative Signal DA0(n) A4 DA1(p) B5 51 Port A, Channel 1, High Speed Positive Signal I/O DA1(n) A5 50 Port A, Channel 1, High Speed Negative Signal DA2(p) B6 48 Port A, Channel 2, High Speed Positive Signal I/O Port A, Channel 2, High Speed Negative Signal DA2(n) A6 47 45 Port A, Channel 3, High Speed Positive Signal DA3(p) A8 I/O DA3(n) A9 Port A, Channel 3, High Speed Negative Signal 44 DB0(p) **B**8 41 Port B, Channel 0, High Speed Positive Signal I/O Port B, Channel 0, High Speed Negative Signal DB0(n) B9 40 DB1(p) D8 38 Port B, Channel 1, High Speed Positive Signal I/O DB1(n) D9 37 Port B, Channel 1, High Speed Negative Signal DB2(p) E8 35 Port B, Channel 2, High Speed Positive Signal I/O DB2(n) E9 34 Port B, Channel 2, High Speed Negative Signal F8 32 DB3(p) Port B, Channel 3, High Speed Positive Signal I/O DB3(n) F9 31 Port B, Channel 3, High Speed Negative Signal DC0(p) B2 2 Port C, Channel 0, High Speed Positive Signal I/O B1 Port C, Channel 0, High Speed Negative Signal DC0(n) 3 DC1(p) D2 5 Port C, Channel 1, High Speed Positive Signal I/O D1 6 Port C, Channel 1, High Speed Negative Signal DC1(n) DC2(p) E2 8 Port C, Channel 2, High Speed Positive Signal I/O E1 9 Port C, Channel 2, High Speed Negative Signal DC2(n) F2 DC3(p) 11 Port C, Channel 3, High Speed Positive Signal I/O DC3(n) F1 12 Port C, Channel 3, High Speed Negative Signal AUXA(p) H9 30 Port A AUX Positive Signal I/O AUXA(n) J9 29 Port A AUX Negative Signal H6 AUXB(p) 24 Port B AUX Positive Signal I/O Port B AUX Negative Signal AUXB(n) .16 25 AUXC(p) H2 13 Port C AUX Positive Signal I/O AUXC(n) H1 14 Port C AUX Negative Signal DDCCLK\_A H8 27 Port A DDC Clock Signal I/O DDCDAT\_A J8 28 Port A DDC Data Signal DDCCLK\_B H5 22 Port B DDC Clock Signal I/O DDCDAT B J5 Port B DDC Data Signal 23 DDCCLK\_C J3 18 Port C DDC Clock Signal I/O DDCDAT\_C J7 26 Port C DDC Data Signal HPDA/B/C J2, H3, J1 16, 17, 15 I/O Port A/B/C Hot Plug Detect Output Enable: OE B7 43 OE = VIH: Normal Operation I OE = VIL: Standby Mode VDD A2, J4 19, 55 Supply 3.3 V Positive power supply voltage 4, 7, 10, 33, B3, C8, G2, 36, 39, 46, GND Supply Ground G8 H4, H7 49, 52 NC 20, 21, 42 Not connected Thermal Pad GND Supply Ground

 Only the high speed data DAz/DBz ports incorporate 20kΩ pull down resistors that are switched in when a port is not selected and switched out when the port is selected.



# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature range (unless otherwise noted)

		VA	LUE	LINUT
		MIN	MAX	UNIT
Supply voltage	V <sub>DD</sub>	-0.5	4	V
	Differential I/O	-0.5	4	
Voltage	AUX_SEL, Dx_SEL	-0.5	4	V
	HPDx, DDCCLK_X, DDCDAT_X	-0.5	6	
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to network ground pin.

# 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1500	V
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±1250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
$V_{DD}$	Main power supply		3	3.3	3.6	V
-	Operating free air temperature	HD3SS215	0		70	°C
I A	HD3SS215I		-40		85	°C
C <sub>AC</sub>	AC coupling capacitor		75	100	200	nF

### 7.4 Thermal Information

	THEDMAL METDIC(1)	HD3S		
		RTQ (56 PIN)	ZQE (50 PIN)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.5	71.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.9	44.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	53.9	49.0	°C/W
Ψυτ	Junction-to-top characterization parameter	1.8	2.7	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	53.4	49.0	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### HD3SS215, HD3SS215I

SLAS971D - MAY 2014 - REVISED OCTOBER 2015

www.ti.com

STRUMENTS

**EXAS** 

### 7.5 Electrical Characteristics

Typical values for all parameters are at  $V_{DD}$  = 3.3 V and  $T_A$  = 25°C. All temperature limits are specified by design.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Supply voltage		3	3.3	3.6	V
VIH	Input high voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, OE)	2		$V_{DD}$	V
		HPD and DDC	2		5.5	
V <sub>IM</sub>	Input mid level voltage	AUX_SEL Pin (1)	V <sub>DD</sub> /2 – 300mV	$V_{DD}/2$	V <sub>DD</sub> /2 + 300mV	V
V <sub>IL</sub>	Input low voltage	Control Pins, Signal Pins (Dx_SEL, AUX_SEL, OE)	-0.1		0.8	V
V <sub>I/O_Diff</sub>	Differential voltage (Dx, AUXx)	Switch I/O diff voltage	0		1.8	Vpp
V <sub>CM</sub>	Common voltage (Dx, AUXx)	Switch common mode voltage	0		3.3	V
I <sub>IH</sub>	Input high current (Dx_SEL, AUX_SEL)	$V_{DD} = 3.6 \text{ V},  V_{IN} = V_{DD}$			1	
I <sub>IM</sub>	Input mid current (AUX_SEL)	$V_{DD} = 3.6 \text{ V}, V_{IN} = V_{DD}/2$			1	
IIL	Input low current (Dx_SEL, AUX_SEL)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = GND		0.01	1	
	Leakage current	$V_{DD} = 3.6 \text{ V}, V_{IN} = 2 \text{ V}, \text{ OE} = 3.3 \text{ V}$		0.01	2	
	(Dx_SEL, AUX_SEL)	$V_{DD} = 3.6 \text{ V}, V_{IN} = 2 \text{ V}, \text{ OE} = 0 \text{ V}$		0.01	2	μΑ
I <sub>LK</sub>		$V_{DD} = 3.6 V, V_{IN} = 2 V, OE = 0 V;$ Dx_SEL = 3.3 V		0.01	5	
	Leakage current (HPDX/DDCX)	V <sub>DD</sub> = 3.6 V, V <sub>IN</sub> = 2 V, OE = 3.3 V; Dx_SEL = GND		0.01	5	
I <sub>OFF</sub>	Device shut down current	V <sub>DD</sub> = 3.6 V, OE = GND			8	
I <sub>DD</sub>	Supply current	$V_{DD}$ = 3.6 V, Dx_SEL= $V_{DD}$ ; AUX_SEL = GND; Outputs Floating		2.5	3.2	mA
DA, DB, D	C HIGH SPEED SIGNAL PATH					
R <sub>ON</sub>	ON resistance	$V_{CM} = 0 \text{ V}-3.3 \text{ V},$ $I_{O} = -1\text{mA}$		8	14	Ω
ΔR <sub>ON</sub>	On resistance match between pairs of the same channel	$V_{CM} = 0 V-3. 3V,$ $I_{O} = -1 mA$			1.5	Ω
R <sub>FLAT_ON</sub>	On resistance flatness (R <sub>ON(MAX)</sub> – R <sub>ON(MAIN)</sub> )	V <sub>CM</sub> = 0 V–3.3 V		1.3		Ω
AUXx, DD	C, SIGNAL PATH				l	
R <sub>ON(AUX)</sub>	ON resistance on AUX channel	$V_{CM} = 0 V - 3.3 V,$ $I_{O} = -8 mA$		5	8	Ω
R <sub>ON(DDC)</sub>	ON resistance on DDC channel	$V_{CM} = 0.4 \text{ V}, I_{O} = -3 \text{ mA}$		30	40	Ω

(1) This pin can be driven to the specified level or 10 kΩ. Pull up and pull downs can be used. It cannot be left floating.



# 7.6 Electrical Characteristics, Device Parameters<sup>(1)</sup>

Under recommended operating conditions; R<sub>LOAD</sub>, R<sub>SC</sub> = 50  $\Omega$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT			
		ZOE poekogo	1.35 GHz		-15					
Ы	Dy Differential raturn loss	ZQE package	3 GHz		-12		UNIT dB dB dB dB dB dB dB dB			
RL	Dx Differential return loss		1.35 GHz		-17		uБ			
		R IQ package	3 GHz		-13		1			
V		ZQE package			-35					
<b>X</b> TALK	Dx Differential crosstalk	RTQ package	2.7 GHz		-35		aв			
	Dy Differential off inclution	ZQE package	2.011-		-21		dB			
UIRR	Dx Differential off-isolation	RTQ package	3 6 12		-16					
			f = 1.35 GHz		-1.2					
		ZQE package	f = 3 GHz		-1.6		dB dB dB dB dB dB GHz MHz			
۱L	Dx Differential Insertion loss		f = 1.35 GHz		-2					
		кто раскаде	f = 3 GHz		-2.4		aв			
-		ZQE package			7					
BAADX	Dx Differential -3-dB bandwidth	RTQ package			5		GHZ			
BW <sub>AUX</sub>	AUX –3-dB bandwidth				720		MHz			

(1) For Return Loss, Crosstalk, Off-Isolation, and Insertion Loss values the data was collected on a Rogers material board with minimum length traces on the input and output of the device under test.

# 7.7 Switching Characteristics

Under recommended operating conditions;  $R_{LOAD}$ ,  $R_{SC}$  = 50  $\Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Switch propagation delay	$R_{SC}$ and $R_{LOAD}$ = 50 $\Omega,$ See Figure 2			200	ps
t <sub>on(OE_L-H)</sub>	Time from OE toggling High and valid data at the outputs	$R_{SC}$ and $R_{LOAD} = 50 \Omega$ ,		1	2	
t <sub>off(OE_H-L)</sub>	Time from OE toggling Low and outputs are in Z- state	V <sub>CM</sub> = 3 V - 3.3 V		15	50	μs
t <sub>SWITCH_OVER</sub>	Time to switch between ports when DX_SEL or AUX_SEL state is changed for Data, AUX, DDC signals	$R_{SC}$ and $R_{LOAD}$ = 50 $\Omega$ , See Figure 1		0.7	1	μs
t <sub>on</sub>	Dx_SEL/AUX_SEL-to-Switch ton (HPD)			0.7	1	
t <sub>off</sub>	Dx_SEL/AUX_SEL-to-Switch t <sub>off</sub> (HPD)	$R_{LOAD} = 125 K \Omega$ , See Figure 1		0.7	20	μs
t <sub>SK(O)</sub>	Inter-Pair output skew (CH-CH)	$R_{SC}$ and $R_{LOAD} = 50 \Omega$ ,			30	05
t <sub>SK(b-b)</sub>	Intra-Pair output skew (bit-bit)	See Figure 2		1	5	ha

# 7.8 Timing Diagrams







# Timing Diagrams (continued)



Figure 2. Propagation Delay and Skew



# 8 Detailed Description

### 8.1 Overview

The HD3SS215 is a generic analog, differential passive switch that can work for any high speed interface applications, as long as it is biased at a common mode voltage range of 0 V to 3.3 V and has differential signaling with differential amplitude up to 1800 mV<sub>pp</sub>. It employs adaptive tracking that maintains the high speed channel impedance over the entire common mode voltage range. In high-speed applications and data paths, signal integrity is an important concern. The switch offers excellent dynamic performance such as high isolation, crosstalk immunity, and minimal bit-bit skew. These characteristics allow the device to function seamlessly in the system without compromising signal integrity. The 2:1/1:2, mux/de-mux device operates with ports A or B switched to port C, or port C switched to either port A or B. This flexibility allows an application to select between one of two Sources on ports A and B and send the output to the sink on port C. Similarly, a Source on port C can select between one of two Sink devices on ports A and B to send the data. To comply with DisplayPort, DP++ and HDMI applications, the HD3SS215 also switched through the Dx\_SEL pin. AUX and DDC are controlled with AUX\_SEL and Dx\_SEL. The Functional Modes section contains information on how to set the control pins.

With an OE control pin, the HD3SS215 is operational, with low active current, when this pin is high. When OE is pulled lowed, the device goes into standby mode and draws very little current in order to save power consumption in the application.

HD3SS215, HD3SS215I SLAS971D – MAY 2014 – REVISED OCTOBER 2015 Texas Instruments

www.ti.com

### 8.2 Functional Block Diagram



NOTE: The high speed data ports incorporate 20kΩ pull down resistors that are switched in when a port is not selected and switched out when the port is selected.

Figure 3. Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 High Speed Switching

The HD3SS215 supports switching of 6 Gbps data rates. The wide common mode of the device enables it to support TMDS signal levels and DisplayPort signals. The high speed muxing is designed with a wide -3dB differential bandwidth of 7 GHz and industry leading dynamic characteristics. All of these attributes help maintain signal integrity in the application. Each high speed port incorporates  $20k\Omega$  pull down resistors that are switched in when the port is not selected and switched out when the port is selected.

#### 8.3.2 HPD, AUX, and DDC Switching

HPD, AUX and DDC switching is supported through the HD3SS215. This enables the device to work in multiple application scenarios within multiple electrical standards. The AUXA/B and DDCA/B lines can both be switched to the AUXC port. This feature supports DP++ or AUX only adapters. For HDMI applications, the DDC channels are switched to the DDC\_C port only and the AUX channel can remain active or the end user can make it float.

#### 8.3.3 Output Enable and Power Savings

The HD3SS215 has two power modes, active/normal operating mode, and standby mode. During standby mode, the device consumes very little current to save the maximum power. To enter standby mode, the OE control pin is pulled low and must remain low. For active/normal operation, the OE control pin should be pulled high to VDD through a resistor.

#### 8.4 Device Functional Modes

#### 8.4.1 Switch Control Modes

#### Refer to the Functional Block Diagram.

The HD3SS215 behaves as a two to one or one to two differential switch using high bandwidth pass gates. The input ports are selected using the AUX\_SEL pin and Dx\_SEL pin which are shown in Table 1.

CONTROL	LINES <sup>(4)</sup>	SWITCHED I/O PINS								
AUX_SEL	Dx_SEL	DCz(p) Pin z = 0, 1, 2 or 3	DCz(n) Pin z = 0, 1, 2 or 3	HPDC Pin	AUXA	AUXB	AUXC	DDCA	DDCB	DDCC
L	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	Z	Z	Z
L	н	DBz(p)	DBz(n)	HPDB	Z	To/From AUXC	To/From AUXB	Z	Z	Z
Н	L	DAz(p)	DAz(n)	HPDA	Z	Z	To/From DDCA	To/From AUXC	Z	Z
Н	н	DBz(p)	DBz(n)	HPDB	Z	Z	To/From DDCB	Z	To/From AUXC	Z
M <sup>(4)</sup>	L	DAz(p)	DAz(n)	HPDA	To/From AUXC	Z	To/From AUXA	To/From DDCC	Z	To/From DDCA
M <sup>(4)</sup>	Н	DBz(p)	DBz(n)	HPDB	Z	To/From AUXC	To/From AUXB	Z	To/From DDCC	To/From DDCB

#### Table 1. Switch Control Logic<sup>(1)(2)(3)</sup>

(1) Z = High Impedance

(2) OE pin - For normal operation, drive OE high. Driving the OE pin low will disable the switch.

(3) The ports which are not selected by the control lines will be in high impedance status.

(4) For HDMI application, keep the AUX\_SEL at middle level voltage. The AUX channel is still active, and the end user can make the lines float.

HD3SS215, HD3SS215I

SLAS971D-MAY 2014-REVISED OCTOBER 2015

### **9** Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The HD3SS215 can be used in a variety of applications. This section shows the typical applications for DisplayPort, DP++, and HDMI. The example diagrams illustrate using the HD3SS215 in a two source to one sink application and a one source to two sinks application. All schematics are using the ZQE pin-out.

### 9.2 Typical Applications

#### 9.2.1 DisplayPort and Dual Mode Adapter with Two Sources

The application schematic below shows the HD3SS215 in the 2:1 configuration for DisplayPort switching. The HD3SS215 receives inputs from DP Source A and DP Source B. The control pins of the device can be set to select Source A/B inputs and transfer them to port C through the Dx\_SEL control pin. The schematic also shows the CONFIG1 and AUX\_SEL settings to configure the HD3SS215 to work with DP++ Type 2 and Type1 adapters. For this specific schematic, the AC capacitors needed on the MainLink signal lines are shown on the Sink side of the HD3SS215. This is done to decrease the BOM. If desired the AC capacitors maybe placed in the signal path on the Source A/B side of HD3SS215. Additional diagrams are provided to show the configuration of the AUX channel for 2:1 and 1:2 DisplayPort only applications.







# **Typical Applications (continued)**



Figure 5. HD3SS215 AUX Channel in 2:1 DisplayPort Application



Figure 6. HD3SS215 AUX Channel in 1:2 DisplayPort Application



## **Typical Applications (continued)**

#### 9.2.1.1 Design Requirements

#### Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
VDD	3.3 V
Decoupling Capacitors	0.1 µF
AC Capacitors	75 nF to 200 nF (100 nF shown)
AUX Pull-Up/Pull-Down Resistors	10 kΩ to105 kΩ (100 kΩ shown)
Pull-Up/Pull-Down Resistors for Control Pins	10 kΩ
CONFIG1/CONFIG2 Pull-Down Resistors	1 M $\Omega$ and 5 M $\Omega$

#### 9.2.1.2 Detailed Design Procedure

The HD3SS215 is designed to operate with a 3.3 V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC capacitors must be placed on the MainLink lines. Additionally, AC capacitors are placed on the AUXC lines. After the blocking capacitors, the AUXCp line must be pulled down weakly through a resistor to ground, and the AUXCn line must be pulled up weakly through a resistor to VDD. The voltage level of the control pins, AUX\_SEL and Dx\_SEL should be set according to the application and muxing desired. For a DisplayPort connector, the CONFIG1 and CONFIG2 pins should be pulled to ground through resistors. For Dual Mode adapter implementation, the CONFIG1 line may be used to perform cable adapter detection. The CONFIG2 pin on the connector should be pulled up or left floating accordingly for Dual Mode adapter configuration.



### 9.2.2 HDMI Application with Two Sinks

The HD3SS215 can be placed in applications needing to switch between two sinks. In this example, the HDMI source selects between Sink A or Sink B in the 1:2 configuration.



Control for AUX\_SEL and Dx\_SEL. Setup to select Sink A shown.

### Figure 7. Application Diagram for a 1:2 Configuration with HDMI Source and Connectors

#### 9.2.2.1 Design Requirements

#### **Table 3. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
VDD	3.3 V
Decoupling Capacitors	0.1 µF
DDC Pull-Up Resistors	1.5 k $\Omega$ to 2 k $\Omega$ to 5 V (2 k $\Omega$ shown)
Pull-Up/Pull-Down Resistors for Control Pins	10 kΩ
HPD Pull-Down Resistor	100 kΩ

#### HD3SS215, HD3SS215I

SLAS971D-MAY 2014-REVISED OCTOBER 2015



#### 9.2.2.2 Detailed Design Procedure

The HD3SS215 is designed to operate with a 3.3 V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors may be used to reduce noise and improve power supply integrity. Pull-up resistors to 5 V must be placed on the source side DDC clock and data lines according to the HDMI2.0 Standard. A weak pull down resistor should be placed on the source side HPD line. This is to ensure the source can differentiate between when HPD is disconnected or at a high voltage level. The AUX\_SEL and Dx\_SEL control pins should be set according to the application and desired muxing.

### 9.2.3 HDMI 2:1 Sink Application Using the RTQ Package

The HD3SS215 can be placed in applications needing to switch between two HDMI connectors and one Generic HDMI sink.



AUX\_SEL and Dx\_SEL configured for A to C

Figure 8. HDMI 2:1 Sink Application Using the RTQ Package

NOTE

According to the HDMI specification the DDC 2-k $\Omega$  pullup resistors can be replaced by 47-k $\Omega$  pullups. Figure 8 schematic and Figure 11 PCB layout example shows 47-k $\Omega$  pullup resistors.



# **10** Power Supply Recommendations

The HD3SS215 is designed to operate with a 3.3-V power supply. Levels above those listed in the Absolute Ratings table should not be used. If using a higher voltage system power supply, a voltage regulator can be used to step down to 3.3 V. Decoupling capacitors must be used to reduce power supply noise.

# 11 Layout

### 11.1 Layout Guidelines

- The ESD and EMI protection devices (if used) should be placed as close as possible to the connector.
- Place voltage regulators as far away as possible from the high-speed differential pairs.
- It is recommended that small decoupling capacitors for the HD3SS215 power rail be placed close to the device.
- The high-speed differential signal traces should be routed on the top layer to avoid the use of vias and allow clean interconnects to the mux.
- The high speed differential signal traces should be routed parallel to each other as much as possible. It is recommended the traces be symmetrical.
- In order to control impedance for transmission lines, a solid ground plane should be placed next to the highspeed signal layer. This also provides an excellent low-inductance path for the return current flow.
- The power plane should be placed next to the ground plane to create additional high-frequency bypass capacitance.
- Adding test points will cause impedance discontinuity and will therefore negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stubs on the differential pair.
- Avoid 90 degree turns in traces. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥135 degrees. This will minimize any length mismatch caused by the bends and therefore minimize the impact bends have on EMI.

#### HD3SS215, HD3SS215I

SLAS971D-MAY 2014-REVISED OCTOBER 2015



www.ti.com

### 11.2 Layout Example

An example layout for the HD3SS215 shows the device implemented on a 4-layer board. The layout figures follow the DisplayPort application schematic above. The top layer layout view shows the signal routing for two sources and one sink. The bottom layer layout view shows the remaining signal routing and a copper pour implemented for the decoupling capacitors.



Figure 9. Top Layer Layout View



Figure 10. Bottom Layer Layout View



# Layout Example (continued)



Figure 11. RTQ Layout for 2:1 HDMI Sink Application



# **12 Device and Documentation Support**

### 12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.2 Trademarks

E2E is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
HD3SS215IRTQR	ACTIVE	QFN	RTQ	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I	Samples
HD3SS215IRTQT	ACTIVE	QFN	RTQ	56	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	HD3SS215I	Samples
HD3SS215IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	50	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I	Samples
HD3SS215IZQET	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	50	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	HD3SS215I	Samples
HD3SS215RTQR	ACTIVE	QFN	RTQ	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215	Samples
HD3SS215RTQT	ACTIVE	QFN	RTQ	56	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	HD3SS215	Samples
HD3SS215ZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	50	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 70	HD3SS215	Samples
HD3SS215ZQET	PREVIEW	BGA MICROSTAR JUNIOR	ZQE	50	250	TBD	Call TI	Call TI	0 to 70	HD3SS215	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



10-Dec-2015

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
HD3SS215IRTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215IRTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215IZQER	BGA MI CROSTA R JUNI OR	ZQE	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
HD3SS215IZQET	BGA MI CROSTA R JUNI OR	ZQE	50	250	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
HD3SS215RTQR	QFN	RTQ	56	2000	330.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215RTQT	QFN	RTQ	56	250	180.0	16.4	8.3	8.3	1.1	12.0	16.0	Q2
HD3SS215ZQER	BGA MI CROSTA R JUNI OR	ZQE	50	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Dec-2015



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
HD3SS215IRTQR	QFN	RTQ	56	2000	367.0	367.0	38.0
HD3SS215IRTQT	QFN	RTQ	56	250	210.0	185.0	35.0
HD3SS215IZQER	BGA MICROSTAR JUNIOR	ZQE	50	2500	336.6	336.6	31.8
HD3SS215IZQET	BGA MICROSTAR JUNIOR	ZQE	50	250	336.6	336.6	31.8
HD3SS215RTQR	QFN	RTQ	56	2000	367.0	367.0	38.0
HD3SS215RTQT	QFN	RTQ	56	250	210.0	185.0	35.0
HD3SS215ZQER	BGA MICROSTAR JUNIOR	ZQE	50	2500	336.6	336.6	31.8

# ZQE0050A



# **PACKAGE OUTLINE**

# BGA MicroStar Jr <sup>™</sup> - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

MicroStar Junior is trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Reference JEDEC registration MO-225.



# ZQE0050A

# **EXAMPLE BOARD LAYOUT**

# BGA MicroStar Jr <sup>™</sup> - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SSYZ015 (www.ti.com/lit/ssyz015).



# **ZQE0050A**

# **EXAMPLE STENCIL DESIGN**

# BGA MicroStar Jr <sup>™</sup> - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **MECHANICAL DATA**



All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. Α.

- Β. This drawing is subject to change without notice.
- QFN (Quad Flatpack No-Lead) Package configuration. C.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. Ε.
- F. Package complies to JEDEC MO-220.



# RTQ (S-PVQFN-N56)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



#### NOTE: All linear dimensions are in millimeters



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconr	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated