## **DS42MB100**

DS42MB100 4.25 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization



Literature Number: SNLS244F



### **DS42MB100**

# 4.25 Gbps 2:1/1:2 CML Mux/Buffer with Transmit Pre-Emphasis and Receive Equalization

### **General Description**

The DS42MB100 is a signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane redundancy or cable driving applications. Signal conditioning features include input equalization and programmable output pre-emphasis that enable data communication in FR4 backplane up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have four selectable levels of Pre-emphasis to compensate for transmission losses from long FR4 backplane or cable attenuation reducing deterministic jitter. The Pre-emphasis levels can be independently controlled for the line-side and switch-side drivers. The internal loopback paths from switch-side input to switch-side output enable at-speed system testing. All receiver inputs are internally terminated with  $100\Omega$  differential terminating resistors. All driver outputs are internally terminated with  $50\Omega$  terminating resistors to  $V_{CC}$ .


#### **Features**

- 2:1 multiplexer and 1:2 buffer
- 0.25 4.25 Gbps fully differential data paths
- Fixed input equalization
- Programmable output Pre-emphasis
- Independent pre-emphasis controls
- Programmable loopback modes
- On-chip terminations
- HBM ESD rating 6 kV on all pins
- +3.3V supply
- Lead-less LLP-36 package
- -40°C to +85°C operating temperature range


### **Applications**

- Backplane driver or cable driver
- Redundancy and signal conditioning applications
- CPRI/OBSAI

### **Functional Block Diagram**



# **Simplified Block Diagram**



# **Pin Descriptions**

Pin Name	Pin Number	I/O	Description					
LINE SIDE H	LINE SIDE HIGH SPEED DIFFERENTIAL IO's							
IN+	33	I	Inverting and non-inverting differential inputs at the line side. IN+ and IN- have an internal $50\Omega$					
IN-	34		connected to an internal reference voltage. See Figure 6.					
OUT+	30	0	Inverting and non-inverting differential outputs at the line side. OUT+ and OUT- have an internal					
OUT-	31		$50\Omega$ connected to V <sub>CC</sub> .					
SWITCH SID	E HIGH SPEE	D DIFF	FERENTIAL IO's					
OUT0+	3	0	Inverting and non-inverting differential outputs at the switch side. OUT0+ and OUT0- have an					
OUT0-	4		internal $50\Omega$ connected to $V_{CC}$ .					
OUT1+	22	0	Inverting and non-inverting differential outputs at the switch side. OUT1+ and OUT1- have an					
OUT1-	21		internal $50\Omega$ connected to $V_{CC}$ .					
IN0+	6	ı	Inverting and non-inverting differential inputs to the mux at the switch side. IN0+ and IN0- have an					
INO-	7		internal $50\Omega$ connected to an internal reference voltage. See <i>Figure 6</i> .					
IN1+	25	ı	Inverting and non-inverting differential inputs to the mux at the switch side. IN1+ and IN1- have an					
IN1-	24		internal $50\Omega$ connected to an internal reference voltage. See <i>Figure 6</i> .					
CONTROL (3	3.3V LVCMOS	)						
MUX	19	I	A logic low at MUX selects IN1±. MUX is internally pulled high. Default state for MUX is IN0±.					
EQL	11		A logic low enables the input equalizer on the line side. EQL is internally pulled high. Default is with					
			EQ disabled.					
EQS	36	I	A logic low enables the input equalizer on the switch side. EQS is internally pulled high. Default is					
			with EQ disabled.					
DEL_0	18	I	DEL_0 and DEL_1 select the output Pre-emphasis of the line side drivers (OUT±).					
DEL_1	27		DEL_0 and DEL_1 are internally pulled high.					
DES_0	10	I	DES_0 and DES_1 select the output Pre-emphasis of the switch side drivers (OUT0±, OUT1±).					
DES_1	1		DES_0 and DES_1 are internally pulled high.					
LB0	28	I	A logic low at LB0 enables the internal loopback path from IN0± to OUT0±. LB0 is internally pulled high.					
	26	ı	A logic low at LB1 enables the internal loopback path from IN1± to OUT1±. LB1 is internally pulled					
LDI	20	'	high.					
RSV	17	1	Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND					
1101		·	through an external pull-down resistor.					
POWER			, ,					
V <sub>CC</sub>	5, 13, 15, 23,	Р	$V_{CC} = 3.3V \pm 5\%$ .					
CC	32		Each V <sub>CC</sub> pin should be connected to the V <sub>CC</sub> plane through a low inductance path, typically with a					
			via located as close as possible to the landing pad of the $V_{CC}$ pin.					
			It is recommended to have a 0.01 $\mu$ F or 0.1 $\mu$ F, X7R, size-0402 bypass capacitor from each $V_{CC}$					
			pin to ground plane.					
GND	2, 8, 9, 12,	Р	Ground reference. Each ground pin should be connected to the ground plane through a low					
	14, 16, 20,		inductance path, typically with a via located as close as possible to the landing pad of the GND pin.					
	29, 35							
GND	DAP	Р	DAP is the metal contact at the bottom side, located at the center of the LLP package. It should be					
			connected to the GND plane with at least 16 via to lower the ground impedance and improve the					
			thermal performance of the package.					

Note: I = Input, O = Output, P = Power

### **Functional Description**

The DS42MB100 is a signal conditioning 2:1 multiplexer and a 1:2 buffer designed to support port redundancy up to 4.25 Gbps. Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB of transmission loss from a short backplane trace (about 10 inches backplane). The output driver has pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane, and minimize the deterministic jitter caused by the amplitude disparity. The DS42MB100 provides four steps of user-selectable Pre-emphasis ranging from 0, -3, -6 and -9 dB to handle different lengths of backplane. *Figure 1* shows a driver Pre-emphasis waveform. The Pre-emphasis duration is

188ps nominal, corresponds to 0.8 bit-width at 4.25 Gbps. The Pre-emphasis levels of switch-side and line-side can be individually programmed.

The high speed inputs are self-biased to about 1.3V and are designed for AC coupling allowing the DS42MB100 to be directly inserted into the datapath without any limitation. The ideal AC coupling capacitor value is often based on the lowest frequency component embedded within the serial link. A typical AC coupling capacitor value ranges between 100 and 1000nF, some specifications with scrambled data may require a larger coupling capacitor for optimal performance. To reduce unwanted parasitics around and within the AC coupling capacitor, a body size of 0402 is recommended. *Figure 5* shows the AC coupling capacitor placement in an AC test circuit. The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL and CML.

**TABLE 1. Logic Table For Multiplex Controls** 

MUX	Mux Function		
0	MUX select switch input, IN1±.		
1 (default)	MUX select switch input, IN0±.		

#### **TABLE 2. Logic Table For Loopback Controls**

LB0	Loopback Function
0	Enable loopback from IN0± to OUT0±.
1 (default)	Normal mode. Loopback disabled.
LB1	Loopback Function
0	Enable loopback from IN1± to OUT1±.
1 (default)	Normal mode. Loopback disabled.

#### **TABLE 3. Line-Side Pre-Emphasis Controls**

DEL_[1:0]	Pre-Emphasis Level in mV <sub>PP</sub> (VODB)	Pre-Emphasis Level in mV <sub>PP</sub> (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches

#### **TABLE 4. Switch-Side Pre-Emphasis Controls**

DES_[1:0]	Pre-Emphasis Level in mV <sub>pp</sub> (VODB)	Pre-Emphasis Level in mV <sub>PP</sub> (VODPE)	Pre-Emphasis in dB (VODPE/VODB)	Typical FR4 Board Trace
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
11	1300	461	-9	40 inches
(default)				

#### TABLE 5. EQ Controls for the Line Switch Sides

	1.
0 Ena	nable equalization.
1 (default) Nor	ormal mode. Equalization disabled.





FIGURE 1. Driver Pre-Emphasis Differential Waveform (Showing All 4 Pre-Emphasis Steps)

### **Connection Diagram**



Order number DS42MB100TSQ See NS Package Number SQA36A

5

20209003

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) -0.3V to 4V CMOS/TTL Input Voltage -0.3V to  $(V_{CC} + 0.3V)$ CML Input/Output Voltage -0.3V to  $(V_{CC} + 0.3V)$ Junction Temperature +150°C Storage Temperature -65°C to +150°C Lead Temperature +260°C Soldering, 4 seconds Thermal Resistance,  $\theta_{JA}$  (*Note 8*) 26.2°C/W Thermal Resistance,  $\theta_{JC}$ 3.3°C/W

Thermal Resistance, $\Phi_{JB}$	11.1°C/W
ESD Rating (Note 10)	
HBM, 1.5 k $\Omega$ , 100 pF	6 kV
CDM	1.25 kV
MM	350V

### **Recommended Operating Ratings**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> -GND)	3.135	3.3	3.465	V
Supply Noise Amplitude 10 Hz to 2 GHz			100	$mV_PP$
Ambient Temperature	-40		85	°C
Case Temperature			100	°C

### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ ( <i>Note 2</i> )	Max	Units
LVCMOS [	C SPECIFICATIONS			•	•	
V <sub>IH</sub>	High Level Input Voltage		2.0		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low Level Input Voltage		-0.3		0.8	V
I <sub>IH</sub>	High Level Input Current	$V_{IN} = V_{CC}$	-10		10	μΑ
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = GND	75	94	124	μΑ
R <sub>PU</sub>	Pull-High Resistance			35		kΩ
	SPECIFICATIONS			•		
V <sub>ID</sub>	Differential Input Voltage Range ( <i>Note 9</i> )	AC Coupled Differential Signal Below 1.25 Gbps Between 1.25 Gbps—3.125 Gbps Above 3.125 Gbps This parameter is not tested at production.	100 100 100		1750 1560 1200	mV <sub>P-P</sub> mV <sub>P-P</sub>
V <sub>ICM</sub>	Common Mode Voltage at Receiver Inputs	Measured at receiver inputs reference to ground.		1.3		V
R <sub>ITD</sub>	Input Differential Termination ( <i>Note 3</i> )	On-chip differential termination between IN+ or IN –.	84	100	116	Ω
DRIVER SI	PECIFICATIONS					
V <sub>ODB</sub>	Output Differential Voltage Swing without Pre-Emphasis ( <i>Note 4</i> )	$R_L$ = 100 $\Omega$ ±1% DES_1=DES_0=0 DEL_1=DEL_0=0 Driver Pre-emphasis disabled. Running K28.7 pattern at 4.25 Gbps. See <i>Figure 5</i> for test circuit.	1100	1300	1500	mV <sub>P-P</sub>
$V_{PE}$	Output Pre-Emphasis Voltage Ratio 20*log(VODPE/VODB)	R <sub>L</sub> = 100Ω ±1% Running K28.7 pattern at 4.25 Gbps DEx_[1:0]=00 DEx_[1:0]=01 DEx_[1:0]=10 DEx_[1:0]=11 x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See <i>Figure 1</i> on waveform. See <i>Figure 5</i> for test circuit.		0 -3 -6 -9		dB dB dB dB

Symbol	Parameter	Conditions	Min	Typ ( <i>Note 2</i> )	Max	Units
T <sub>PE</sub>	Pre-Emphasis Width	Tested at -9 dB Pre-emphasis level, DEx[1:0]=11 x=S for switch side pre-emphasis control x=L for line side pre-emphasis control See <i>Figure 4</i> on measurement condition.	125	188	250	ps
R <sub>OTSE</sub>	Output Termination (Note 3)	On-chip termination from OUT+ or OUT- to V <sub>CC</sub>	42	50	58	Ω
R <sub>OTD</sub>	Output Differential Termination	On-chip differential termination between OUT+ and OUT-		100		Ω
ΔR <sub>OTSE</sub>	Mis-Match in Output Termination Resistors	Mis-match in output terminations at OUT+ and OUT-			5	%
V <sub>OCM</sub>	Output Common Mode Voltage			2.7		V
POWER D	ISSIPATION	•				•
P <sub>D</sub>	Power Dissipation	$V_{DD}$ = 3.3V @ 25°C All outputs terminated by 100 $\Omega$ ±1%. DEL_[1:0]=0, DES_[1:0]=0 Running PRBS 2 <sup>7</sup> -1 pattern at 4.25 Gbps		0.45		w
AC CHAR	ACTERISTICS					
t <sub>R</sub>	Differential Low to High Transition Time	Measured with a clock-like pattern at 4.25 Gbps, between 20% and 80% of the differential output		85		ps
t <sub>F</sub>	Differential High to Low Transition Time	voltage. Pre-emphasis disabled.  Transition time is measured with fixture as shown in <i>Figure 5</i> , adjusted to reflect the transition time at the output pins.		85		ps
t <sub>PLH</sub>	Differential Low to High Propagation Delay	Measured at 50% differential voltage from input to output.			1	ns
t <sub>PHL</sub>	Differential High to Low Propagation Delay				1	ns
t <sub>SKP</sub>	Pulse Skew	It <sub>PHL</sub> -t <sub>PLH</sub> I			20	ps
t <sub>sko</sub>	Output Skew (Note 7)	Difference in propagation delay among data paths in the same device.			100	ps
t <sub>SKPP</sub>	Part-to-Part Skew	Difference in propagation delay between the same output from devices operating under identical condition.			100	ps
t <sub>SM</sub>	Mux Switch Time	Measured from $V_{\rm IH}$ or $V_{\rm IL}$ of the mux-control or loopback control to 50% of the valid differential output.		1.8	6	ns
RJ	Device Random Jitter (Note 5)	See Figure 5 for test circuit.  Alternating 1-0 pattern.  EQ and pre-emphasis disabled.  At 0.25 Gbps  At 1.25 Gbps  At 4.25 Gbps			2 2 2	psrms psrms psrms
DJ	Device Deterministic Jitter ( <i>Note 6</i> )	See Figure 5 for test circuit. EQ and pre-emphasis disabled Between 0.25 and 4.25Gbps with PRBS7 pattern for DS42MB100 @ -40°C to 85°C			35	pspp
DR	Data Rate (Note 9)	Tested with alternating 1-0 pattern	0.25		4.25	Gbps

**Note 1:** "Absolute Maximum Ratings" are the ratings beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits.

Note 2: Typical parameters measured at  $V_{CC}$  = 3.3V,  $T_A$  = 25°C, and represent most likely parametric norms at the time of product characterization. The typical specifications are not guaranteed.

Note 3: IN+ and IN- are generic names refer to one of the many pairs of complimentary inputs of the DS42MB100. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS42MB100. Differential input voltage V<sub>ID</sub> is defined as IIN+-IN-I. Differential output voltage V<sub>OD</sub> is defined as IOUT+-OUT-I.

Note 4: K28.7 pattern is a 10-bit repeating pattern of K28.7 code group {001111 1000}

K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups {110000 0101 001111 1010}

**Note 5:** Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation  $sqrt(RJ_{OUT}^2 - RJ_{IN}^2)$ , where  $RJ_{OUT}$  is the total random jitter measured at the output of the device in psrms,  $RJ_{IN}$  is the random jitter of the pattern generator driving the device.

Note 6: Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ<sub>OUT</sub>-DJ<sub>IN</sub>), where DJ<sub>OUT</sub> is the total peak-to-peak deterministic jitter measured at the output of the device in pspp, DJ<sub>IN</sub> is the peak-to-peak deterministic jitter of the pattern generator driving the device.

Note 7: t<sub>SKO</sub> is the magnitude difference in the propagation delays among data paths. An example is the output skew among data paths from IN0± to OUT± and IN1± to OUT0±. Another example is the output skew among data paths from IN± to OUT0± and IN± to OUT1±. t<sub>SKO</sub> also refers to the delay skew of the loopback paths of the same port and between similar data paths. An example is the output skew among data paths IN0± to OUT0± and IN1± to OUT1±.

Note 8: Thermal resistances are based on having 16 thermal relief vias on the DAP pad under the 0 airflow condition.

Note 9: This parameter is guaranteed by design and/or characterization. It is not tested in production.

Note 10: ESD tests conform to the following standards:

Human Body Model applicable standard: MIL-STD-883, Method 3015.7

Machine Model applicable standard: JESD22-A115-A (ESD MM standard of JEDEC)

Field-induced Charge Device Model: Applicable standard JESD22-C101-C (ESD FICDM standard of JEDEC)

### **Timing Diagrams**




FIGURE 2. Driver Output Transition Time




FIGURE 3. Propagation Delay From Input To Output




FIGURE 4. Test Condition For Output Pre-Emphasis Duration




FIGURE 5. AC Test Circuit




FIGURE 6. Receiver Input Termination and Bias Circuit

9

# **Application Information**




FIGURE 7. Application Diagram





FIGURE 8. Network Switch System With Redundancy

11

# Physical Dimensions inches (millimeters) unless otherwise noted



LLP-36 Package Order Number DS42MB100TSQ NS Package Number SQA36A

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical

Interface interface.ti.com Security www.ti.com/security

Logic Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers Microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>

OMAP Mobile Processors www.ti.com/omap

Wireless Connectivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page <u>e2e.ti.com</u>