



DAC8802

SBAS351B-AUGUST 2005-REVISED FEBRUARY 2007

Dual, Serial Input 14-Bit Multiplying Digital-to-Analog Converter

FEATURES

- **Relative Accuracy: 1 LSB Max**
- **Differential Nonlinearity: 1 LSB Max**
- 2-mA Full-Scale Current ±20%, with $V_{REF} = \pm 10 V$
- 0.5 μs Settling Time
- Midscale or Zero-Scale Reset
- Separate 4Q Multiplying Reference Inputs •
- **Reference Bandwidth: 10 MHz**
- Reference Dynamics: -105 dB THD
- SPI[™]-Compatible 3-Wire Interface: **50 MHz**
- **Double Buffered Registers to Enable** Simultaneous Multichannel Update
- **Internal Power-On Reset**
- Industry-Standard Pin Configuration

APPLICATIONS

- **Automatic Test Equipment**
- Instrumentation
- **Digitally Controlled Calibration**


DESCRIPTION

The DAC8802 is a dual, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply.

The applied external reference input voltage V_{RFF} determines the full-scale output current. An internal feedback resistor (R_{FR}) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.

A doubled-buffered, serial data interface offers hiah-speed. 3-wire. SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (\overline{CS}). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn-on. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The DAC8802 is available in an TSSOP-16 package.



ÆΛ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

DAC8802



SBAS351B-AUGUST 2005-REVISED FEBRUARY 2007



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE- LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
DAC8802	.⊥1	+1	-40°C to 85°C	TSSOP-16	PW	DAC8802IPW	Tubes, 90
DAC6602	±1	±1				DAC8802IPWR	Tape and Reel, 2500

(1) For the most current specifications and package information, see the Package Option Addendum located at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		DAC8802	UNIT
V _{DD} to GNI	C	–0.3 to 7	V
V _{REF} X, R _{FE}	₃ X to GND	-18 to 18	V
Digital logic	c inputs to GND	- 0.3 to + V _{DD} + 0.3	V
V(I _{OUT}) to 0	GND	– 0.3 to V _{DD} + 0.3	V
A _{GND} X to D	DGND	-0.3 to +0.3	V
Input curre	nt to any pin except supplies	±50	mA
Package po	ower dissipation	$(T_J max - T_A)/\theta_{JA}$	W
Thermal re	sistance, θ_{JA}	100	°C/W
Maximum j	unction temperature (T _J max)	150	°C
Operating t	temperature range	– 40 to 85	°C
Storage ter	nperature range	– 65 to 150	°C
	НВМ	4	kV
ESD	CDM	1	kV

(1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_{DD} = 2.7 V$ to 5.5 V, $I_{OUT}X = Virtual GND$, $A_{GND}X = 0 V$, $V_{REF}A$, B = 10 V, $T_A = full operating temperature range, unless otherwise noted.$

$\begin{tabular}{ c c c c c c } \hline Data = 0000h, $T_A = 25^\circ C$ & 10 & nA$ \\ \hline Data = 0000h, $T_A = T_A$ max$ 20 & nA$ \\ \hline Data = 0000h, $T_A = T_A$ max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ max$ 20 & na$ \\ \hline Data = control T_A max$ max$ max$ max$ max$ max$ max$ max$	PARAMETER	SYMBOL	CONDITIONS	MIN T	YP MAX	UNIT
$\begin{array}{ c c c c c } \hline \mbox{Relative accuracy} & INL \\ \hline \mbox{Differential nonlinearity} & DNL \\ \hline \mbox{Differential nonlinearity} & DNL \\ \hline \mbox{Differential nonlinearity} & DNL \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Data} = 0000h, T_A = T_A max & 20 & nA \\ \hline \mbox{Data} = 0000h, T_A = T_A max & 20 & nA \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Data} = 0000h, T_A = 25^{\circ} C & 10 & nA \\ \hline \mbox{Pul-scale tempco} (3) & TCV_{FS} & V_{DD} = 5^{\circ} & 5 & K\Omega \\ \hline \mbox{Reference INPUT(3)} & V_{DE} = 5^{\circ} & -15 & 5^{\circ} & V \\ \hline \mbox{Reference INPUT(3)} & -15 & 5^{\circ} & V \\ \hline \mbox{Input resistance} & R_{REF}X & Channel-to-channel & 1 & 9^{\circ} \\ \hline \mbox{Input resistance} match & R_{REF}X & Channel-to-channel & 1 & 9^{\circ} \\ \hline \mbox{Input resistance} & C_{OLFX} & Code-dependent & 50 & pF \\ \hline \mbox{ANLOG OUTPUT(3)} & -16 & V \\ \hline \mbox{Uput capacitance} & C_{OLTX} & Code-dependent & 50 & PF \\ \hline \mbox{LOGC INPUTS}^{(3)} & V_{H} & V_{DD} = 2.7 V & 0.6 & V \\ \hline \mbox{Input high voltage} & V_{H} & V_{DD} = 5 V & 0.8 & V \\ \hline \mbox{Input high voltage} & V_{H} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input high voltage} & V_{H} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input high voltage} & U_{H} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input high voltage} & U_{H} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input high voltage} & U_{H} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input high voltage} & U_{H} & 0 & 10 & ns \\ \hline \mbox{Clock width high} & \ \mbox{tc}_{L} & 0 & 0 & ns \\ \hline \mbox{Clock width high} & \ \ \mbox{tc}_{L} & 0 & 0 & ns \\ \hline \mbox{Clock width high} & \ \ \ \mbox{tc}_{SH} & 0 & 0 & ns \\ \hline \mbox{Clock setup} & \ \ \mbox{tc}_{SH} & 0 & 0 & ns \\ \hline \mbox{Clock width high} & \ \ \ \mbox{tc}_{SH} & 0 & 0 & ns \\ \hline \mbox{Clock setup} & \ \ \ \mbox{tc}_{SH} & 0 & 0 & ns \\ \hline \mbox{Clock width high} & \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	STATIC PERFORMANCE ⁽²⁾			ш		
$\begin{array}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Resolution				14	Bits
$\begin{tabular}{ c c c c c c } \hline Data = 0000h, $T_A = 25^\circ C$ & 10 & nA$ \\ \hline Data = 0000h, $T_A = T_A$ max$ 20 & nA$ \\ \hline Data = 0000h, $T_A = T_A$ max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & nA$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ 20 & na$ \\ \hline Data = control T_A max$ max$ 20 & na$ \\ \hline Data = control T_A max$ max$ max$ max$ max$ max$ max$ max$	Relative accuracy	INL			±1	LSB
$\begin{tabular}{ c c c c c c c } \hline Data = 0000h, $T_A = T_A max $$20$ nA $$ $Pull-scale gain error $$ $GFSE $$ $Data = 3FFFh $$10.75 $$$$ $$ $tA $$ mV $$ $$ $$ $$ $k\Omega $$ $$ $$ $Fedback resistor $$ $R_{FR}X $$ $V_{DD} = 5 V $$ $$ $$ $$ $k\Omega $$ $$ $$ $$ $$ $k\Omega $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$$	Differential nonlinearity	DNL			±1	LSB
$\begin{array}{ c c c c c c } Data = 0000h, I_A = I_A max \\ \hline 20 & nA \\ \hline 20 $			Data = 0000h, T _A = 25°C		10	nA
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Output leakage current	IOUTX	Data = 0000h, $T_A = T_A max$		20	nA
Feedback resistor $R_{FB}X$ $V_{DD} = 5 V$ 5 $k\Omega$ REFERNCE INPUT(3) V_{REF}X Range $V_{REF}X$ -15 15 V Input resistance $R_{REF}X$ Channel-to-channel 1 % Input resistance match $R_{REF}X$ Channel-to-channel 1 % Input capacitance $C_{REF}X$ Channel-to-channel 1 % ANALOG OUTPUT(3) 0ata = 3FFFh 1.6 2.5 mA Output capacitance $C_{OUT}X$ Code-dependent 50 pF LOGIC INPUTS ⁽³⁾ VIL $V_{DD} = 5.V$ 0.6 V Input low voltage V_{IL} $V_{DD} = 5.V$ 0.8 V Input low voltage V_{IH} $V_{DD} = 5.V$ 0.8 V Input low coltage V_{IH} $V_{DD} = 5.V$ 0.8 V Input low coltage V_{IH} $V_{DD} = 5.V$ 0.8 V Input leakage current I.L V V 10 P	Full-scale gain error	G _{FSE}	Data = 3FFFh	±0	.75 ±4	mV
REFERENCE INPUT ⁽³⁾ V $V_{REF}X$ Range $V_{REF}X$ -15 15 V Input resistance $R_{REF}X$ 4 5 6 $k\Omega$ Input resistance match $R_{REF}X$ Channel-to-channel 1 % Input capacitance $C_{REF}X$ Channel-to-channel 1 % ANALOG OUTPUT ⁽³⁾ Output capacitance $C_{OUT}X$ Code-dependent 50 pF AOutput capacitance $C_{OUT}X$ Code-dependent 50 pF LOGIC INPUTS ⁽³⁾ VIL $V_{DD} = 2.7 V$ 0.6 V Input low voltage V_{IL} $V_{DD} = 5 V$ 0.8 V Input low voltage V_{IL} $V_{DD} = 5 V$ 2.4 V Input capacitance C_{IL} 1 μA Input respacitance C_{IL} 1 μA Input capacitance C_{IL} 1 μA Input capacitance C_{IL} 10 ns Clock width high t_{CH}	Full-scale tempco ⁽³⁾	TCV _{FS}			1	ppm/°C
$\begin{array}{ c c c c c } V_{REFX} & -15 & 15 & V \\ \mbox{Input resistance} & R_{REFX} & A4 & 5 & 6 & k\Omega \\ \mbox{Input resistance match} & R_{REFX} & Channel-to-channel & 1 & % \\ \mbox{Input capacitance} & C_{REFX} & Channel-to-channel & 1 & % \\ \mbox{Input capacitance} & C_{REFX} & Channel-to-channel & 1 & % \\ \mbox{Input capacitance} & C_{REFX} & Channel-to-channel & 1 & % \\ \mbox{Input capacitance} & C_{REFX} & Channel-to-channel & 1 & % \\ \mbox{Input capacitance} & C_{REFX} & Code-dependent & 5 & pF \\ \mbox{Input low roltage} & V_{IL} & V_{DD} = 3.7 V & 0.6 & V \\ \mbox{Input low voltage} & V_{IL} & V_{DD} = 5.V & 0.8 & V \\ \mbox{Input low roltage} & V_{IL} & V_{DD} = 5.V & 2.4 & V \\ \mbox{Input lakage current} & I_{IL} & V_{DD} = 5.V & 2.4 & V \\ \mbox{Input capacitance} & C_{IL} & 1 & \muA \\ \mbox{Input capacitance} & C_{IL} & 10 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input low voltage} & V_{IH} & 0 & 0 & ns \\ \mbox{Input low voltage} & V_{IH} & 0 & 0 & ns \\ \mbox{Input low voltage} & V_{IH} & 0 & 0 & ns \\ \mbox{Input low voltage} & V_{IH} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & C_{IL} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ \mbox{Input capacitance} & 0 & 0 & ns \\ Input capacita$	Feedback resistor	R _{FB} X	$V_{DD} = 5 V$		5	kΩ
$\begin{array}{ c c c c c c c c c c } \mbox{input resistance} & R_{REFX} & Channel-to-channel & 1 & % \\ \mbox{input resistance match} & R_{REFX} & Channel-to-channel & 1 & % \\ \mbox{input capacitance} & C_{REFX} & & & & & & & & & & & & & & & & & & &$	REFERENCE INPUT ⁽³⁾					
$\begin{array}{ c c c c c } \mbox{Input resistance match} & R_{REF}X & Channel-to-channel & 1 & \% \\ \mbox{Input capacitance} & C_{REF}X & 5 & pF \\ \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c } \hline \hline \begin{tabular}{ c c } \hline \begin{tabular}{ c c } \hline \begin{tabular}{ c c } \hline \beg$	V _{REF} X Range	V _{REF} X		-15	15	V
$\begin{array}{ c c c c } \mbox{input capacitance} & C_{REF}X & \hline & & & & & & & & & \\ \hline \mbox{ANALOG OUTPUT(3)} \\ \hline \mbox{Output current} & I_{OUT}X & Data = 3FFFh & 1.6 & 2.5 & mA \\ \hline \mbox{Output capacitance} & C_{OUT}X & Code-dependent & 50 & pF \\ \hline \mbox{LOGIC INPUTS(3)} & & & & & & & \\ \hline \mbox{LOGIC INPUTS(3)} & & & & & & & & & & \\ \hline \mbox{Input low voltage} & V_{IL} & V_{DD} = 2.7 V & 0.6 & V \\ \hline \mbox{Input low voltage} & V_{IL} & V_{DD} = 5 V & 0.8 & V \\ \hline \mbox{Input leakage current} & I_{IL} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input leakage current} & I_{IL} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input leakage current} & I_{IL} & & & & & & & & & \\ \hline \mbox{Input capacitance} & C_{IL} & 0 & 10 & ms \\ \hline \mbox{Input capacitance} & C_{IL} & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & &$	Input resistance	R _{REF} X		4	5 6	kΩ
$\begin{array}{ c c c c } \mbox{input capacitance} & C_{REF}X & \hline & & & & & & & & & \\ \hline \mbox{ANALOG OUTPUT(3)} \\ \hline \mbox{Output current} & I_{OUT}X & Data = 3FFFh & 1.6 & 2.5 & mA \\ \hline \mbox{Output capacitance} & C_{OUT}X & Code-dependent & 50 & pF \\ \hline \mbox{LOGIC INPUTS(3)} & & & & & & & \\ \hline \mbox{LOGIC INPUTS(3)} & & & & & & & & & & \\ \hline \mbox{Input low voltage} & V_{IL} & V_{DD} = 2.7 V & 0.6 & V \\ \hline \mbox{Input low voltage} & V_{IL} & V_{DD} = 5 V & 0.8 & V \\ \hline \mbox{Input leakage current} & I_{IL} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input leakage current} & I_{IL} & V_{DD} = 5 V & 2.4 & V \\ \hline \mbox{Input leakage current} & I_{IL} & & & & & & & & & \\ \hline \mbox{Input capacitance} & C_{IL} & 0 & 10 & ms \\ \hline \mbox{Input capacitance} & C_{IL} & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & \\ \hline \mbox{Input capacitance} & I_{IL} & & & & & & & & & & & & & & & & & & &$	Input resistance match	R _{REF} X	Channel-to-channel		1	%
	Input capacitance	C _{REF} X			5	pF
$\begin{tabular}{ c c c } \hline $Output capacitance C_{OUTX} & $Code-dependent$ & 50 pF \\ \hline $LOGIC INPUTS^{(3)}$ \\ \hline $LoGIC INPUTS^{(3)}$ \\ \hline $Input low voltage P_{IL} & $V_{DD} = 2.7 V$ $0.6 V \\ \hline $V_{DD} = 5 V$ $0.8 V \\ \hline $V_{DD} = 5 V$ $2.1 V \\ \hline $V_{DD} = 5 V$ $2.4 V \\ \hline $V_{DD} = 5 V$ $2.4 V \\ \hline $Input leakage current I_{IL} & $V_{DD} = 5 V$ $2.4 V \\ \hline $Input leakage current I_{IL} & 10 m m m 10 m m m m 10 m m m m m m m m m $$	ANALOG OUTPUT ⁽³⁾					
$\begin{tabular}{ c c c c c } eq:logical_logic$	Output current	I _{OUT} X	Data = 3FFFh	1.6	2.5	mA
$\begin{tabular}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c c } \hline \begin{tabular}{ c c c } \hline \begin{tabular}{ c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c } \hline \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Output capacitance	C _{OUT} X	Code-dependent		50	pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	LOGIC INPUTS ⁽³⁾					
$\begin{tabular}{ c c c c c } \hline V_{DD} = 5 \ V & 0.8 \ V \\ \hline V_{DD} = 5 \ V & 2.1 & V \\ \hline V_{DD} = 5 \ V & 2.4 & V \\ \hline V_{DD} = 5 \ V & 10 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 5 \ V & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & ns \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 \\ \hline V_{DC} & V & V_{DD} = 0 & 0 & 0 & 0 & 0 \\ \hline V_$	Lensed Lensers Research		V _{DD} = 2.7 V		0.6	V
Input high voltage V_{IH} $V_{DD} = 5 V$ 2.4 V Input leakage current I_{IL} μA Input capacitance C_{IL} 10 pF INTERFACE TIMING ⁽⁴⁾ t_{CH} 10nsClock width high t_{CH} 10nsClock width low t_{CL} 10nsClock setup t_{CSS} 0nsClock to \overline{CS} hold t_{CSH} 10nsClock to \overline{S} hold t_{CSH} 10nsClock to SDO prop delay t_{PD} 220Load DAC pulsewidth t_{LDAC} 10nsData setup t_{DH} 10nsLoad setup t_{DH} 10nsLoad setup t_{LDS} 5ns	Input low voltage	VIL	$V_{DD} = 5 V$		0.8	V
Input high voltage V_{IH} $V_{DD} = 5 V$ 2.4 V Input leakage current I_{IL} μA Input capacitance C_{IL} 10 pF INTERFACE TIMING ⁽⁴⁾ t_{CH} 10nsClock width high t_{CH} 10nsClock width low t_{CL} 10nsClock setup t_{CSS} 0nsClock to \overline{CS} hold t_{CSH} 10nsClock to \overline{S} hold t_{CSH} 10nsClock to SDO prop delay t_{PD} 220Load DAC pulsewidth t_{LDAC} 10nsData setup t_{DH} 10nsLoad setup t_{DH} 10nsLoad setup t_{LDS} 5ns	Langet black and the set			2.1		V
Input capacitanceC IL10pFINTERFACE TIMING ⁽⁴⁾ Clock width hight CH10nsClock width lowt CL10nsClock setupt CSs0nsClock to CS holdt CSH10nsClock to SDO prop delayt PD220Load DAC pulsewidtht TDAC10nsData setupt DB10nsData holdt DHt DB10nsLoad setupt DB5ns	input nign voltage	VIH		2.4		V
INTERFACE TIMING ⁽⁴⁾ Clock width high t_{CH} 10nsClock width low t_{CL} 10nsClock width low t_{CL} 0nsCS to Clock setup t_{CSS} 0nsClock to \overline{CS} hold t_{CSH} 10nsClock to \overline{CS} hold t_{CSH} 10nsClock to SDO prop delay t_{PD} 220Load DAC pulsewidth t_{LDAC} 20nsData setup t_{DS} 10nsLoad setup t_{DH} 10nsLoad setup t_{LDS} 5ns	Input leakage current	IIL			1	μA
$\begin{array}{c c c c c c } \hline Clock width high & t_{CH} & 10 & ns \\ \hline Clock width low & t_{CL} & 10 & ns \\ \hline Clock width low & t_{CS} & 0 & ns \\ \hline CS to Clock setup & t_{CSS} & 0 & ns \\ \hline Clock to \overline{CS} hold & t_{CSH} & 10 & ns \\ \hline Clock to SDO prop delay & t_{PD} & 2 & 20 & ns \\ \hline Load DAC pulsewidth & t_{LDAC} & 20 & ns \\ \hline Data setup & t_{DS} & 10 & ns \\ \hline Data hold & t_{DH} & 10 & ns \\ \hline Load setup & t_{LDS} & 5 & ns \\ \hline \end{array}$	Input capacitance	C _{IL}			10	pF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	INTERFACE TIMING ⁽⁴⁾			ų.	1	
Clock width lowt_CL10nsCS to Clock setupt_CSS0nsCS to Clock setupt_CSH0nsClock to CS holdt_CSH10nsClock to SDO prop delayt_PD220Load DAC pulsewidtht_LDAC20nsData setupt_DS10nsData holdt_DH10nsLoad Setupt_LDS5ns	Clock width high	t _{CH}		10		ns
Clock to $\overline{\text{CS}}$ hold t_{CSH} 10nsClock to SDO prop delay t_{PD} 220nsLoad DAC pulsewidth t_{LDAC} 20nsData setup t_{DS} 10nsData hold t_{DH} 10nsLoad setup t_{LDS} 5ns	Clock width low			10		ns
Clock to CS holdt CSH10nsClock to SDO prop delayt PD220nsLoad DAC pulsewidtht LDAC20nsData setupt DBt DB10nsData holdt DHt LDS10nsLoad setupt LDS5ns	CS to Clock setup			0		ns
Clock to SDO prop delaytpp220nsLoad DAC pulsewidthtt_LDAC20nsData setuptbs10nsData holdtbH10nsLoad setuptLDS5ns	Clock to CS hold			10		ns
Load DAC pulsewidthtLDAC20nsData setuptDS10nsData holdtDH10nsLoad setuptLDS5ns	Clock to SDO prop delay			2	20	ns
Data setup t _{DS} 10 ns Data hold t _{DH} 10 ns Load setup t _{LDS} 5 ns	Load DAC pulsewidth			20		ns
Data hold t _{DH} 10 ns Load setup t _{LDS} 5 ns				10		ns
Load setup t _{LDS} 5 ns	•			10		ns
	Load setup			5		ns
	•	t _{LDH}				

(1)

Specifications subject to change without notice. All static performance tests (except I_{OUT}) are performed in a closed-loop system using an external precision OPA277 I-to-V converter (2) amplifier. The DAC8802 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at +25°C. These parameters are specified by design and not subject to production testing.

(3)

(4) All input control signals are specified with $t_R = t_F = 2.5$ ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.


ELECTRICAL CHARACTERISTICS (continued)

 V_{DD} = 2.7 V to 5.5 V, $I_{OUT}X$ = Virtual GND, $A_{GND}X$ = 0 V, $V_{REF}A$, B = 10 V, T_A = full operating temperature range, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CHARACTERISTICS		I			1	
Power supply range	V _{DD RANGE}		2.7		5.5	V
Dogitivo gupoly gurront		Logic inputs = 0 V, V_{DD} = 4.5 V to 5.5 V		2	5	μΑ
Positive supply current	I _{DD}	Logic inputs = 0 V, V_{DD} = 2.7 V to 3.6 V		1	2.5	μΑ
Power dissipation	P _{DISS}	Logic inputs = 0 V			0.0275	mW
Power supply sensitivity	P _{SS}	$\Delta V_{DD} = \pm 5\%$			0.006	%
AC CHARACTERISTICS ⁽⁵⁾⁽⁶⁾						
		To $\pm 0.1\%$ of full-scale, Data = 0000h to 3FFFh to 0000h		0.3		μs
Output voltage settling time	t _s	To $\pm 0.006\%$ of full-scale, Data = 0000h to 3FFFh to 0000h		0.5		μs
Reference multiplying BW	BW –3 dB	$V_{REF}X = 100 \text{ mV}_{RMS}$, Data = 3FFFh, $C_{FB} = 3 \text{ pF}$		10		MHz
DAC glitch impulse	Q	$V_{REF}X = 10 V$, Data = 1FFFh to 2000h to 1FFFh		5		nV/s
Feedthrough error	V _{OUT} X/V _{REF} X	Data = 0000h, V _{REF} X = 100 mV _{RMS} , f = 100 kHz		-70		dB
Crosstalk error	V _{OUT} A/V _{REF} B	Data = 0000h, V _{REF} B = 100 mV _{RMS} , Adjacent channel, f = 100 kHz		-100		dB
Digital feedthrough	Q	\overline{CS} = 1 and f_{CLK} = 1 MHz		1		nV/s
Total harmonic distortion	istortion THD V _{REF} = 5 V _{PP} , Data = 3FFFh, f = 1 kHz			-105		dB
Output spot noise voltage en		f = 1 kHz, BW = 1 Hz		12		nV/√ Hz

(5) These parameters are specified by design and not subject to production testing.
(6) All ac characteristic tests are performed in a closed-loop system using an THS4011 I-to-V converter amplifier.


PARAMETER MEASUREMENT INFORMATION





PIN CONFIGURATIONS

DAC8802



PIN DESCRIPTION


PIN	NAME	DESCRIPTION
1	R _{FB} A	Establish voltage output for DAC A by connecting to external amplifier output.
2	V _{REF} A	DAC A Reference voltage input terminal. Establishes DAC A full-scale output voltage. Can be tied to V _{DD} pin.
3	I _{OUT} A	DAC A Current output.
4	A _{GND} A	DAC A Analog ground.
5	A _{GND} B	DAC B Analog ground.
6	I _{OUT} B	DAC B Current output.
7	V _{REF} B	DAC B Reference voltage input terminal. Establishes DAC B full-scale output voltage. Can be tied to V _{DD} pin.
8	R _{FB} B	Establish voltage output for DAC B by connecting to external amplifier output.
9	SDI	Serial data input; data loads directly into the shift register.
10	RS	Reset pin; active low input. Input registers and DAC registers are set to all 0s or midscale. Register data = 0x0000 when MSB = 0. Register data = 0x2000 when MSB = 1 for DAC8802.
11	CS	Chip-select; active low input. Disables shift register loading when high. Transfers serial register data to input register when CS goes high. Does not affect LDAC operation.
12	DGND	Digital ground.
13	V _{DD}	Positive power-supply input. Specified range of operation is 2.7 V to 5.5 V.
14	MSB	MSB bit sets output to either 0 or midscale during a RESET pulse (\overline{RS}) or at system power-on. Output equals zero scale when MSB = 0 and midscale when MSB = 1. MSB pin can be permanently tied to ground or V _{DD} .
15	LDAC	Load DAC register strobe; level sensitive active low. Transfers all input register data to the DAC registers. Asynchronous active low input. See Table 2 for operation.
16	CLK	Clock input. Positive edge clocks data into shift register.



TYPICAL CHARACTERISTICS: V_{DD} = 5 V

At $T_A = 25^{\circ}C$, $+V_{DD} = 5$ V, unless otherwise noted.


Channel A



TYPICAL CHARACTERISTICS: $V_{DD} = 5 V$ (continued)

At $T_A = 25^{\circ}C$, $+V_{DD} = 5$ V, unless otherwise noted.


Channel B





TYPICAL CHARACTERISTICS: V_{DD} = 5 V (continued)

At $T_A = 25^{\circ}C$, $+V_{DD} = 5$ V, unless otherwise noted.






TYPICAL CHARACTERISTICS: V_{DD} = 2.7 V

At $T_A = 25^{\circ}C$, $+V_{DD} = 2.7$ V, unless otherwise noted.

Channel A






TYPICAL CHARACTERISTICS: V_{DD} = 2.7 V (continued)

At T_{A} = 25°C, +V_{\text{DD}} = 2.7 V, unless otherwise noted.

Channel B



Submit Documentation Feedback


THEORY OF OPERATION

CIRCUIT OPERATION

The DAC8802 contains two 14-bit, current-output, digital-to-analog converters (DACs). Each DAC has its own independent multiplying reference input. The DAC8802 uses a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous \overline{RS} pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an LDAC strobe enables two-channel simultaneous updates for hardware-synchronized output voltage changes.

Digital-to-Analog Converters

The DAC8802 contains two current-steering R-2R ladder DACs. Figure 30 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The $R_{FB}X$ pin is connected to the output of the external amplifier. The $I_{OUT}X$ terminal is connected to the inverting input of the external amplifier. The $A_{GND}X$ pin should be Kelvin-connected to the load point in the circuit requiring the full 14-bit accuracy.



Digital interface connections are omitted for clarity. Switches S1 and S2 are closed; V_{DD} must be powered.

Figure 30. Typical Equivalent DAC Channel

The DAC is designed to operate with both negative or positive reference voltages. The V_{DD} power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k Ω feedback resistor. If users are attempting to measure the value of R_{FB}, power must be applied to V_{DD} in order to achieve continuity. The DAC output voltage is determined by V_{REF} and the digital data (D) according to Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{D}{16384}$$

(1)

Note that the output polarity is opposite of the V_{REF} polarity for dc reference voltages.

The DAC is also designed to accommodate ac reference input signals. The DAC8802 accommodates input reference voltages in the range of -15 V to 15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 k Ω , ±20%. On the other hand, DAC outputs $I_{OUT}A$ and B are code-dependent and produce various output resistances and capacitances.

The choice of external amplifier should take into account the variation in impedance generated by the DAC8802 on the amplifiers' inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor, C_{FB} (4 pF to 20 pF typical), may be needed to provide a critically damped output response for step changes in reference input voltages.



Figure 15 shows the gain vs frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the $I_{OUT}X$ and $R_{FB}X$ terminals. In order to maintain good analog performance, power supply bypassing of 0.01 μ F, in parallel with 1 μ F, is recommended. Under these conditions, a clean power supply with low ripple voltage capability should be used. Switching power supplies is usually not suitable for this application due to the higher ripple voltage and P_{SS} frequency-dependent characteristics. It is best to derive the DAC8802 5-V supply from the system analog supply voltages (do not use the digital 5-V supply); see Figure 31.




Figure 31. Recommended Kelvin-Sensed Hookup




Figure 32. System Level Digital Interfacing

SERIAL DATA INTERFACE

The DAC8802 uses a 3-wire (\overline{CS} , SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8802 is clocked into the serial input register in an 16-bit data-word format. MSB bits are loaded first. Table 1 defines the 16 data-word bits for the DAC8802.

Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the *Interface Timing* specifications of the Electrical Characteristics. Data can only be clocked in while the CS chip select pin is active low. For the DAC8802, only the last 16 bits clocked into the serial register are interrogated when the CS pin returns to the logic high state.

Since most microcontrollers output serial data in 8-bit bytes, two right-justified data bytes can be written to the DAC8802. Keeping the \overline{CS} line low between the first and second byte transfer will result in a successful serial register update.

Once the data is properly aligned in the shift register, the positive edge of the \overline{CS} initiates the transfer of new data to the target DAC register, determined by the decoding of address bits A1and A0. For the DAC8802, Table 1, Table 2, Table 3, and Figure 1 define the characteristics of the software serial interface.

Table 1. Serial Input Register Data Format, Data Loaded MSB First⁽¹⁾

Bit	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0 (LSB)
Data	A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

(1) Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the CS line positive edge returns to logic high. At this point an internally-generated load strobe transfers the serial register data contents (bits D13-D0) to the decoded DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8802 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.

CS	CLK	LDAC	RS	MSB	SERIAL SHIFT REGISTER	INPUT REGISTER	DAC REGISTER
Н	Х	Н	Н	Х	No effect	Latched	Latched
L	L	Н	Н	Х	No effect	Latched	Latched
L	^+	Н	Н	Х	Shift register data advanced one bit	Latched	Latched
L	Н	Н	Н	Х	No effect	Latched	Latched
↑ +	L	Н	Н	Х	No effect	Selected DAC updated with current SR contents	Latched
Н	Х	L	Н	Х	No effect	Latched	Transparent
Н	Х	Н	Н	Х	No effect	Latched	Latched
Н	Х	↑+	Н	Х	No effect	Latched	Latched
Н	Х	Н	L	0	No effect	Latched data = 0000h	Latched data = 0000h
Н	Х	Н	L	Н	No effect	Latched data = 2000h	Latched data = 2000h

Table 2. Control Logic Truth Table⁽¹⁾

(1) \uparrow + = Positive logic transition; **X** = Do not care

Table 3. Address Decode

A1	A0	DAC DECODE
0	0	None
0	1	DAC A
1	0	DAC B
1	1	DAC A and DAC B

Figure 33 shows the equivalent logic interface for the key digital control pins for the DAC8802.




Figure 33. DAC8802 Equivalent Logic Interface

Two additional pins $\overline{\text{RS}}$ and MSB provide hardware control over the preset function and DAC register loading. If these functions are not needed, the $\overline{\text{RS}}$ pin can be tied to logic high. The asynchronous input $\overline{\text{RS}}$ pin forces all input and DAC registers to either the zero-code state (MSB = 0), or the half-scale state (MSB = 1).

POWER ON RESET

When the V_{DD} power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state or half-scale, depending on the MSB pin voltage. The V_{DD} power supply should have a smooth positive ramp without drooping, in order to have consistent results, especially in the region of V_{DD} = 1.5 V to 2.3 V. The DAC register data stays at the zero or half-scale setting until a valid serial register data load takes place.

ESD Protection Circuits

All logic-input pins contain back-biased ESD protection zener diodes connected to ground (DGND) and V_{DD} , as shown in Figure 34.




Figure 34. Equivalent ESD Protection Circuits

PCB LAYOUT


The DAC8802 is a high-accuracy DAC that can have its performance compromised by grounding and printed circuit board (PCB) lead trace resistance. The 14-bit DAC8802 with a 10-V full-scale range has an LSB value of 610 μ V. The ladder and associated reference and analog ground currents for a given channel can be as high as 2 mA. With this 2 mA current level, a series wiring and connector resistance of only 305 m Ω will cause 1 LSB of voltage drop. The preferred PCB layout for the DAC8802 is to have all A_{GND}X pins connected directly to an analog ground plane at the unit. The noninverting input of each channel I/V converter should also either connect directly to the analog ground plane or have an individual sense trace back to the A_{GND}X pin connection. The feedback resistor trace to the I/V converter should also be kept short and low resistance to prevent IR drops from contributing to gain error. This attention to wiring ensures the optimal performance of the DAC8802.

APPLICATION INFORMATION

The DAC8802, a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output I_{OUT} is the inverse of the input reference voltage at V_{REF} .

Some applications require full 4-quadrant multiplying capabilities or bipolar output swing, as shown in Figure 35. An additional external op amp (A2) is added as a summing amp. In this circuit, the first and second amps (A1 and A2) provide a gain of 2X that widens the output span to 20 V. A 4-quadrant multiplying circuit is implemented by using a 10-V offset of the reference voltage to bias A2. According to the following circuit transfer equation (Equation 2), input data (D) from code 0 to full scale produces output voltages of $V_{OUT} = -10$ V to $V_{OUT} = 10$ V.

$$V_{OUT} = \left(\frac{D}{8192} - 1\right) \times V_{REF}$$
(2)



Digital interface connections omitted for clarity.

A. This figure represents one channel only. X is channel A or B (i.e. $V_{REF} x = V_{REF}A$ or $V_{REF}B$)

Figure 35. Four-Quadrant Multiplying Application Circuit

Cross-Reference

The DAC8802 has an industry-standard pinout. Table 4 provides the cross-reference information.

PRODUCT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS-REFERENCE PART NUMBER
DAC8802IPW	±1	±1	-40°C to 85°C	16-Lead Thin Shrink Small-Outline Package	TSSOP-16	AD5555CRU

Table 4. Cross-Reference

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC8802IPW	ACTIVE	TSSOP	PW	16	90	TBD	Call TI	Call TI
DAC8802IPWG4	ACTIVE	TSSOP	PW	16	90	TBD	Call TI	Call TI
DAC8802IPWR	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI
DAC8802IPWRG4	ACTIVE	TSSOP	PW	16	2000	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated